]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
760285e7 | 31 | #include <drm/i915_drm.h> |
80824003 | 32 | #include "i915_drv.h" |
760285e7 DH |
33 | #include <drm/drm_crtc.h> |
34 | #include <drm/drm_crtc_helper.h> | |
35 | #include <drm/drm_fb_helper.h> | |
b1ba124d | 36 | #include <drm/drm_dp_dual_mode_helper.h> |
0e32b39c | 37 | #include <drm/drm_dp_mst_helper.h> |
eeca778a | 38 | #include <drm/drm_rect.h> |
10f81c19 | 39 | #include <drm/drm_atomic.h> |
913d8d11 | 40 | |
1d5bfac9 DV |
41 | /** |
42 | * _wait_for - magic (register) wait macro | |
43 | * | |
44 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
45 | * contexts. Note that it's important that we check the condition again after | |
46 | * having timed out, since the timeout could be due to preemption or similar and | |
47 | * we've never had a chance to check the condition before the timeout. | |
0351b939 TU |
48 | * |
49 | * TODO: When modesetting has fully transitioned to atomic, the below | |
50 | * drm_can_sleep() can be removed and in_atomic()/!in_atomic() asserts | |
51 | * added. | |
1d5bfac9 | 52 | */ |
3f177625 TU |
53 | #define _wait_for(COND, US, W) ({ \ |
54 | unsigned long timeout__ = jiffies + usecs_to_jiffies(US) + 1; \ | |
913d8d11 | 55 | int ret__ = 0; \ |
0206e353 | 56 | while (!(COND)) { \ |
913d8d11 | 57 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
58 | if (!(COND)) \ |
59 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
60 | break; \ |
61 | } \ | |
9848de08 | 62 | if ((W) && drm_can_sleep()) { \ |
3f177625 | 63 | usleep_range((W), (W)*2); \ |
0cc2764c BW |
64 | } else { \ |
65 | cpu_relax(); \ | |
66 | } \ | |
913d8d11 CW |
67 | } \ |
68 | ret__; \ | |
69 | }) | |
70 | ||
3f177625 | 71 | #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 1000) |
3f177625 | 72 | |
0351b939 TU |
73 | /* If CONFIG_PREEMPT_COUNT is disabled, in_atomic() always reports false. */ |
74 | #if defined(CONFIG_DRM_I915_DEBUG) && defined(CONFIG_PREEMPT_COUNT) | |
18f4b843 | 75 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) WARN_ON_ONCE((ATOMIC) && !in_atomic()) |
0351b939 | 76 | #else |
18f4b843 | 77 | # define _WAIT_FOR_ATOMIC_CHECK(ATOMIC) do { } while (0) |
0351b939 TU |
78 | #endif |
79 | ||
18f4b843 TU |
80 | #define _wait_for_atomic(COND, US, ATOMIC) \ |
81 | ({ \ | |
82 | int cpu, ret, timeout = (US) * 1000; \ | |
83 | u64 base; \ | |
84 | _WAIT_FOR_ATOMIC_CHECK(ATOMIC); \ | |
0351b939 | 85 | BUILD_BUG_ON((US) > 50000); \ |
18f4b843 TU |
86 | if (!(ATOMIC)) { \ |
87 | preempt_disable(); \ | |
88 | cpu = smp_processor_id(); \ | |
89 | } \ | |
90 | base = local_clock(); \ | |
91 | for (;;) { \ | |
92 | u64 now = local_clock(); \ | |
93 | if (!(ATOMIC)) \ | |
94 | preempt_enable(); \ | |
95 | if (COND) { \ | |
96 | ret = 0; \ | |
97 | break; \ | |
98 | } \ | |
99 | if (now - base >= timeout) { \ | |
100 | ret = -ETIMEDOUT; \ | |
0351b939 TU |
101 | break; \ |
102 | } \ | |
103 | cpu_relax(); \ | |
18f4b843 TU |
104 | if (!(ATOMIC)) { \ |
105 | preempt_disable(); \ | |
106 | if (unlikely(cpu != smp_processor_id())) { \ | |
107 | timeout -= now - base; \ | |
108 | cpu = smp_processor_id(); \ | |
109 | base = local_clock(); \ | |
110 | } \ | |
111 | } \ | |
0351b939 | 112 | } \ |
18f4b843 TU |
113 | ret; \ |
114 | }) | |
115 | ||
116 | #define wait_for_us(COND, US) \ | |
117 | ({ \ | |
118 | int ret__; \ | |
119 | BUILD_BUG_ON(!__builtin_constant_p(US)); \ | |
120 | if ((US) > 10) \ | |
121 | ret__ = _wait_for((COND), (US), 10); \ | |
122 | else \ | |
123 | ret__ = _wait_for_atomic((COND), (US), 0); \ | |
0351b939 TU |
124 | ret__; \ |
125 | }) | |
126 | ||
18f4b843 TU |
127 | #define wait_for_atomic(COND, MS) _wait_for_atomic((COND), (MS) * 1000, 1) |
128 | #define wait_for_atomic_us(COND, US) _wait_for_atomic((COND), (US), 1) | |
481b6af3 | 129 | |
49938ac4 JN |
130 | #define KHz(x) (1000 * (x)) |
131 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 132 | |
79e53945 JB |
133 | /* |
134 | * Display related stuff | |
135 | */ | |
136 | ||
137 | /* store information about an Ixxx DVO */ | |
138 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
139 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
140 | #define MAX_OUTPUTS 6 | |
141 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 | 142 | |
4726e0b0 SK |
143 | /* Maximum cursor sizes */ |
144 | #define GEN2_CURSOR_WIDTH 64 | |
145 | #define GEN2_CURSOR_HEIGHT 64 | |
068be561 DL |
146 | #define MAX_CURSOR_WIDTH 256 |
147 | #define MAX_CURSOR_HEIGHT 256 | |
4726e0b0 | 148 | |
79e53945 JB |
149 | #define INTEL_I2C_BUS_DVO 1 |
150 | #define INTEL_I2C_BUS_SDVO 2 | |
151 | ||
152 | /* these are outputs from the chip - integrated only | |
153 | external chips are via DVO or SDVO output */ | |
6847d71b PZ |
154 | enum intel_output_type { |
155 | INTEL_OUTPUT_UNUSED = 0, | |
156 | INTEL_OUTPUT_ANALOG = 1, | |
157 | INTEL_OUTPUT_DVO = 2, | |
158 | INTEL_OUTPUT_SDVO = 3, | |
159 | INTEL_OUTPUT_LVDS = 4, | |
160 | INTEL_OUTPUT_TVOUT = 5, | |
161 | INTEL_OUTPUT_HDMI = 6, | |
cca0502b | 162 | INTEL_OUTPUT_DP = 7, |
6847d71b PZ |
163 | INTEL_OUTPUT_EDP = 8, |
164 | INTEL_OUTPUT_DSI = 9, | |
165 | INTEL_OUTPUT_UNKNOWN = 10, | |
166 | INTEL_OUTPUT_DP_MST = 11, | |
167 | }; | |
79e53945 JB |
168 | |
169 | #define INTEL_DVO_CHIP_NONE 0 | |
170 | #define INTEL_DVO_CHIP_LVDS 1 | |
171 | #define INTEL_DVO_CHIP_TMDS 2 | |
172 | #define INTEL_DVO_CHIP_TVOUT 4 | |
173 | ||
dfba2e2d SK |
174 | #define INTEL_DSI_VIDEO_MODE 0 |
175 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 176 | |
79e53945 JB |
177 | struct intel_framebuffer { |
178 | struct drm_framebuffer base; | |
05394f39 | 179 | struct drm_i915_gem_object *obj; |
2d7a215f | 180 | struct intel_rotation_info rot_info; |
6687c906 VS |
181 | |
182 | /* for each plane in the normal GTT view */ | |
183 | struct { | |
184 | unsigned int x, y; | |
185 | } normal[2]; | |
186 | /* for each plane in the rotated GTT view */ | |
187 | struct { | |
188 | unsigned int x, y; | |
189 | unsigned int pitch; /* pixels */ | |
190 | } rotated[2]; | |
79e53945 JB |
191 | }; |
192 | ||
37811fcc CW |
193 | struct intel_fbdev { |
194 | struct drm_fb_helper helper; | |
8bcd4553 | 195 | struct intel_framebuffer *fb; |
058d88c4 | 196 | struct i915_vma *vma; |
43cee314 | 197 | async_cookie_t cookie; |
d978ef14 | 198 | int preferred_bpp; |
37811fcc | 199 | }; |
79e53945 | 200 | |
21d40d37 | 201 | struct intel_encoder { |
4ef69c7a | 202 | struct drm_encoder base; |
9a935856 | 203 | |
6847d71b | 204 | enum intel_output_type type; |
bc079e8b | 205 | unsigned int cloneable; |
21d40d37 | 206 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 | 207 | bool (*compute_config)(struct intel_encoder *, |
0a478c27 ML |
208 | struct intel_crtc_state *, |
209 | struct drm_connector_state *); | |
fd6bbda9 ML |
210 | void (*pre_pll_enable)(struct intel_encoder *, |
211 | struct intel_crtc_state *, | |
212 | struct drm_connector_state *); | |
213 | void (*pre_enable)(struct intel_encoder *, | |
214 | struct intel_crtc_state *, | |
215 | struct drm_connector_state *); | |
216 | void (*enable)(struct intel_encoder *, | |
217 | struct intel_crtc_state *, | |
218 | struct drm_connector_state *); | |
219 | void (*disable)(struct intel_encoder *, | |
220 | struct intel_crtc_state *, | |
221 | struct drm_connector_state *); | |
222 | void (*post_disable)(struct intel_encoder *, | |
223 | struct intel_crtc_state *, | |
224 | struct drm_connector_state *); | |
225 | void (*post_pll_disable)(struct intel_encoder *, | |
226 | struct intel_crtc_state *, | |
227 | struct drm_connector_state *); | |
f0947c37 DV |
228 | /* Read out the current hw state of this connector, returning true if |
229 | * the encoder is active. If the encoder is enabled it also set the pipe | |
230 | * it is connected to in the pipe parameter. */ | |
231 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 232 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 233 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
234 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
235 | * be set correctly before calling this function. */ | |
045ac3b5 | 236 | void (*get_config)(struct intel_encoder *, |
5cec258b | 237 | struct intel_crtc_state *pipe_config); |
07f9cd0b ID |
238 | /* |
239 | * Called during system suspend after all pending requests for the | |
240 | * encoder are flushed (for example for DP AUX transactions) and | |
241 | * device interrupts are disabled. | |
242 | */ | |
243 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 244 | int crtc_mask; |
1d843f9d | 245 | enum hpd_pin hpd_pin; |
79e53945 JB |
246 | }; |
247 | ||
1d508706 | 248 | struct intel_panel { |
dd06f90e | 249 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 250 | struct drm_display_mode *downclock_mode; |
4d891523 | 251 | int fitting_mode; |
58c68779 JN |
252 | |
253 | /* backlight */ | |
254 | struct { | |
c91c9f32 | 255 | bool present; |
58c68779 | 256 | u32 level; |
6dda730e | 257 | u32 min; |
7bd688cd | 258 | u32 max; |
58c68779 | 259 | bool enabled; |
636baebf JN |
260 | bool combination_mode; /* gen 2/4 only */ |
261 | bool active_low_pwm; | |
b029e66f SK |
262 | |
263 | /* PWM chip */ | |
022e4e52 SK |
264 | bool util_pin_active_low; /* bxt+ */ |
265 | u8 controller; /* bxt+ only */ | |
b029e66f SK |
266 | struct pwm_device *pwm; |
267 | ||
58c68779 | 268 | struct backlight_device *device; |
ab656bb9 | 269 | |
5507faeb JN |
270 | /* Connector and platform specific backlight functions */ |
271 | int (*setup)(struct intel_connector *connector, enum pipe pipe); | |
272 | uint32_t (*get)(struct intel_connector *connector); | |
273 | void (*set)(struct intel_connector *connector, uint32_t level); | |
274 | void (*disable)(struct intel_connector *connector); | |
275 | void (*enable)(struct intel_connector *connector); | |
276 | uint32_t (*hz_to_pwm)(struct intel_connector *connector, | |
277 | uint32_t hz); | |
278 | void (*power)(struct intel_connector *, bool enable); | |
279 | } backlight; | |
1d508706 JN |
280 | }; |
281 | ||
5daa55eb ZW |
282 | struct intel_connector { |
283 | struct drm_connector base; | |
9a935856 DV |
284 | /* |
285 | * The fixed encoder this connector is connected to. | |
286 | */ | |
df0e9248 | 287 | struct intel_encoder *encoder; |
9a935856 | 288 | |
f0947c37 DV |
289 | /* Reads out the current hw, returning true if the connector is enabled |
290 | * and active (i.e. dpms ON state). */ | |
291 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 JN |
292 | |
293 | /* Panel info for eDP and LVDS */ | |
294 | struct intel_panel panel; | |
9cd300e0 JN |
295 | |
296 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
297 | struct edid *edid; | |
beb60608 | 298 | struct edid *detect_edid; |
821450c6 EE |
299 | |
300 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
301 | state of connector->polled in case hotplug storm detection changes it */ | |
302 | u8 polled; | |
0e32b39c DA |
303 | |
304 | void *port; /* store this opaque as its illegal to dereference it */ | |
305 | ||
306 | struct intel_dp *mst_port; | |
5daa55eb ZW |
307 | }; |
308 | ||
9e2c8475 | 309 | struct dpll { |
80ad9206 VS |
310 | /* given values */ |
311 | int n; | |
312 | int m1, m2; | |
313 | int p1, p2; | |
314 | /* derived values */ | |
315 | int dot; | |
316 | int vco; | |
317 | int m; | |
318 | int p; | |
9e2c8475 | 319 | }; |
80ad9206 | 320 | |
de419ab6 ML |
321 | struct intel_atomic_state { |
322 | struct drm_atomic_state base; | |
323 | ||
27c329ed | 324 | unsigned int cdclk; |
565602d7 | 325 | |
1a617b77 ML |
326 | /* |
327 | * Calculated device cdclk, can be different from cdclk | |
328 | * only when all crtc's are DPMS off. | |
329 | */ | |
330 | unsigned int dev_cdclk; | |
331 | ||
565602d7 ML |
332 | bool dpll_set, modeset; |
333 | ||
8b4a7d05 MR |
334 | /* |
335 | * Does this transaction change the pipes that are active? This mask | |
336 | * tracks which CRTC's have changed their active state at the end of | |
337 | * the transaction (not counting the temporary disable during modesets). | |
338 | * This mask should only be non-zero when intel_state->modeset is true, | |
339 | * but the converse is not necessarily true; simply changing a mode may | |
340 | * not flip the final active status of any CRTC's | |
341 | */ | |
342 | unsigned int active_pipe_changes; | |
343 | ||
565602d7 ML |
344 | unsigned int active_crtcs; |
345 | unsigned int min_pixclk[I915_MAX_PIPES]; | |
346 | ||
c89e39f3 CT |
347 | /* SKL/KBL Only */ |
348 | unsigned int cdclk_pll_vco; | |
349 | ||
de419ab6 | 350 | struct intel_shared_dpll_config shared_dpll[I915_NUM_PLLS]; |
ed4a6a7c MR |
351 | |
352 | /* | |
353 | * Current watermarks can't be trusted during hardware readout, so | |
354 | * don't bother calculating intermediate watermarks. | |
355 | */ | |
356 | bool skip_intermediate_wm; | |
98d39494 MR |
357 | |
358 | /* Gen9+ only */ | |
734fa01f | 359 | struct skl_wm_values wm_results; |
de419ab6 ML |
360 | }; |
361 | ||
eeca778a | 362 | struct intel_plane_state { |
2b875c22 | 363 | struct drm_plane_state base; |
eeca778a | 364 | struct drm_rect clip; |
32b7eeec | 365 | |
b63a16f6 VS |
366 | struct { |
367 | u32 offset; | |
368 | int x, y; | |
369 | } main; | |
8d970654 VS |
370 | struct { |
371 | u32 offset; | |
372 | int x, y; | |
373 | } aux; | |
b63a16f6 | 374 | |
be41e336 CK |
375 | /* |
376 | * scaler_id | |
377 | * = -1 : not using a scaler | |
378 | * >= 0 : using a scalers | |
379 | * | |
380 | * plane requiring a scaler: | |
381 | * - During check_plane, its bit is set in | |
382 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 383 | * update_scaler_plane. |
be41e336 CK |
384 | * - scaler_id indicates the scaler it got assigned. |
385 | * | |
386 | * plane doesn't require a scaler: | |
387 | * - this can happen when scaling is no more required or plane simply | |
388 | * got disabled. | |
389 | * - During check_plane, corresponding bit is reset in | |
390 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 391 | * update_scaler_plane. |
be41e336 CK |
392 | */ |
393 | int scaler_id; | |
818ed961 ML |
394 | |
395 | struct drm_intel_sprite_colorkey ckey; | |
7580d774 ML |
396 | |
397 | /* async flip related structures */ | |
398 | struct drm_i915_gem_request *wait_req; | |
eeca778a GP |
399 | }; |
400 | ||
5724dbd1 | 401 | struct intel_initial_plane_config { |
2d14030b | 402 | struct intel_framebuffer *fb; |
49af449b | 403 | unsigned int tiling; |
46f297fb JB |
404 | int size; |
405 | u32 base; | |
406 | }; | |
407 | ||
be41e336 CK |
408 | #define SKL_MIN_SRC_W 8 |
409 | #define SKL_MAX_SRC_W 4096 | |
410 | #define SKL_MIN_SRC_H 8 | |
6156a456 | 411 | #define SKL_MAX_SRC_H 4096 |
be41e336 CK |
412 | #define SKL_MIN_DST_W 8 |
413 | #define SKL_MAX_DST_W 4096 | |
414 | #define SKL_MIN_DST_H 8 | |
6156a456 | 415 | #define SKL_MAX_DST_H 4096 |
be41e336 CK |
416 | |
417 | struct intel_scaler { | |
be41e336 CK |
418 | int in_use; |
419 | uint32_t mode; | |
420 | }; | |
421 | ||
422 | struct intel_crtc_scaler_state { | |
423 | #define SKL_NUM_SCALERS 2 | |
424 | struct intel_scaler scalers[SKL_NUM_SCALERS]; | |
425 | ||
426 | /* | |
427 | * scaler_users: keeps track of users requesting scalers on this crtc. | |
428 | * | |
429 | * If a bit is set, a user is using a scaler. | |
430 | * Here user can be a plane or crtc as defined below: | |
431 | * bits 0-30 - plane (bit position is index from drm_plane_index) | |
432 | * bit 31 - crtc | |
433 | * | |
434 | * Instead of creating a new index to cover planes and crtc, using | |
435 | * existing drm_plane_index for planes which is well less than 31 | |
436 | * planes and bit 31 for crtc. This should be fine to cover all | |
437 | * our platforms. | |
438 | * | |
439 | * intel_atomic_setup_scalers will setup available scalers to users | |
440 | * requesting scalers. It will gracefully fail if request exceeds | |
441 | * avilability. | |
442 | */ | |
443 | #define SKL_CRTC_INDEX 31 | |
444 | unsigned scaler_users; | |
445 | ||
446 | /* scaler used by crtc for panel fitting purpose */ | |
447 | int scaler_id; | |
448 | }; | |
449 | ||
1ed51de9 DV |
450 | /* drm_mode->private_flags */ |
451 | #define I915_MODE_FLAG_INHERITED 1 | |
452 | ||
4e0963c7 MR |
453 | struct intel_pipe_wm { |
454 | struct intel_wm_level wm[5]; | |
71f0a626 | 455 | struct intel_wm_level raw_wm[5]; |
4e0963c7 MR |
456 | uint32_t linetime; |
457 | bool fbc_wm_enabled; | |
458 | bool pipe_enabled; | |
459 | bool sprites_enabled; | |
460 | bool sprites_scaled; | |
461 | }; | |
462 | ||
463 | struct skl_pipe_wm { | |
464 | struct skl_wm_level wm[8]; | |
465 | struct skl_wm_level trans_wm; | |
466 | uint32_t linetime; | |
467 | }; | |
468 | ||
e8f1f02e MR |
469 | struct intel_crtc_wm_state { |
470 | union { | |
471 | struct { | |
472 | /* | |
473 | * Intermediate watermarks; these can be | |
474 | * programmed immediately since they satisfy | |
475 | * both the current configuration we're | |
476 | * switching away from and the new | |
477 | * configuration we're switching to. | |
478 | */ | |
479 | struct intel_pipe_wm intermediate; | |
480 | ||
481 | /* | |
482 | * Optimal watermarks, programmed post-vblank | |
483 | * when this state is committed. | |
484 | */ | |
485 | struct intel_pipe_wm optimal; | |
486 | } ilk; | |
487 | ||
488 | struct { | |
489 | /* gen9+ only needs 1-step wm programming */ | |
490 | struct skl_pipe_wm optimal; | |
a1de91e5 MR |
491 | |
492 | /* cached plane data rate */ | |
493 | unsigned plane_data_rate[I915_MAX_PLANES]; | |
494 | unsigned plane_y_data_rate[I915_MAX_PLANES]; | |
86a2100a MR |
495 | |
496 | /* minimum block allocation */ | |
497 | uint16_t minimum_blocks[I915_MAX_PLANES]; | |
498 | uint16_t minimum_y_blocks[I915_MAX_PLANES]; | |
e8f1f02e MR |
499 | } skl; |
500 | }; | |
501 | ||
502 | /* | |
503 | * Platforms with two-step watermark programming will need to | |
504 | * update watermark programming post-vblank to switch from the | |
505 | * safe intermediate watermarks to the optimal final | |
506 | * watermarks. | |
507 | */ | |
508 | bool need_postvbl_update; | |
509 | }; | |
510 | ||
5cec258b | 511 | struct intel_crtc_state { |
2d112de7 ACO |
512 | struct drm_crtc_state base; |
513 | ||
bb760063 DV |
514 | /** |
515 | * quirks - bitfield with hw state readout quirks | |
516 | * | |
517 | * For various reasons the hw state readout code might not be able to | |
518 | * completely faithfully read out the current state. These cases are | |
519 | * tracked with quirk flags so that fastboot and state checker can act | |
520 | * accordingly. | |
521 | */ | |
9953599b | 522 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
bb760063 DV |
523 | unsigned long quirks; |
524 | ||
cd202f69 | 525 | unsigned fb_bits; /* framebuffers to flip */ |
ab1d3a0e ML |
526 | bool update_pipe; /* can a fast modeset be performed? */ |
527 | bool disable_cxsr; | |
caed361d | 528 | bool update_wm_pre, update_wm_post; /* watermarks are updated */ |
e8861675 | 529 | bool fb_changed; /* fb on any of the planes is changed */ |
bfd16b2a | 530 | |
37327abd VS |
531 | /* Pipe source size (ie. panel fitter input size) |
532 | * All planes will be positioned inside this space, | |
533 | * and get clipped at the edges. */ | |
534 | int pipe_src_w, pipe_src_h; | |
535 | ||
5bfe2ac0 DV |
536 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
537 | * between pch encoders and cpu encoders. */ | |
538 | bool has_pch_encoder; | |
50f3b016 | 539 | |
e43823ec JB |
540 | /* Are we sending infoframes on the attached port */ |
541 | bool has_infoframe; | |
542 | ||
3b117c8f | 543 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
4d1de975 JN |
544 | * pipe on Haswell and later (where we have a special eDP transcoder) |
545 | * and Broxton (where we have special DSI transcoders). */ | |
3b117c8f DV |
546 | enum transcoder cpu_transcoder; |
547 | ||
50f3b016 DV |
548 | /* |
549 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
550 | * range fed into the crtcs. | |
551 | */ | |
552 | bool limited_color_range; | |
553 | ||
253c84c8 VS |
554 | /* Bitmask of encoder types (enum intel_output_type) |
555 | * driven by the pipe. | |
556 | */ | |
557 | unsigned int output_types; | |
558 | ||
6897b4b5 DV |
559 | /* Whether we should send NULL infoframes. Required for audio. */ |
560 | bool has_hdmi_sink; | |
561 | ||
9ed109a7 DV |
562 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
563 | * has_dp_encoder is set. */ | |
564 | bool has_audio; | |
565 | ||
d8b32247 DV |
566 | /* |
567 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
568 | * plane bpp. | |
569 | */ | |
965e0c48 | 570 | bool dither; |
f47709a9 DV |
571 | |
572 | /* Controls for the clock computation, to override various stages. */ | |
573 | bool clock_set; | |
574 | ||
09ede541 DV |
575 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
576 | * work correctly, we need to track this at runtime.*/ | |
577 | bool sdvo_tv_clock; | |
578 | ||
e29c22c0 DV |
579 | /* |
580 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
581 | * required. This is set in the 2nd loop of calling encoder's | |
582 | * ->compute_config if the first pick doesn't work out. | |
583 | */ | |
584 | bool bw_constrained; | |
585 | ||
f47709a9 DV |
586 | /* Settings for the intel dpll used on pretty much everything but |
587 | * haswell. */ | |
80ad9206 | 588 | struct dpll dpll; |
f47709a9 | 589 | |
8106ddbd ACO |
590 | /* Selected dpll when shared or NULL. */ |
591 | struct intel_shared_dpll *shared_dpll; | |
a43f6e0f | 592 | |
66e985c0 DV |
593 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
594 | struct intel_dpll_hw_state dpll_hw_state; | |
595 | ||
47eacbab VS |
596 | /* DSI PLL registers */ |
597 | struct { | |
598 | u32 ctrl, div; | |
599 | } dsi_pll; | |
600 | ||
965e0c48 | 601 | int pipe_bpp; |
6cf86a5e | 602 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 603 | |
439d7ac0 PB |
604 | /* m2_n2 for eDP downclock */ |
605 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 606 | bool has_drrs; |
439d7ac0 | 607 | |
ff9a6750 DV |
608 | /* |
609 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
610 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
611 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 612 | */ |
ff9a6750 DV |
613 | int port_clock; |
614 | ||
6cc5f341 DV |
615 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
616 | unsigned pixel_multiplier; | |
2dd24552 | 617 | |
90a6b7b0 VS |
618 | uint8_t lane_count; |
619 | ||
95a7a2ae ID |
620 | /* |
621 | * Used by platforms having DP/HDMI PHY with programmable lane | |
622 | * latency optimization. | |
623 | */ | |
624 | uint8_t lane_lat_optim_mask; | |
625 | ||
2dd24552 | 626 | /* Panel fitter controls for gen2-gen4 + VLV */ |
b074cec8 JB |
627 | struct { |
628 | u32 control; | |
629 | u32 pgm_ratios; | |
68fc8742 | 630 | u32 lvds_border_bits; |
b074cec8 JB |
631 | } gmch_pfit; |
632 | ||
633 | /* Panel fitter placement and size for Ironlake+ */ | |
634 | struct { | |
635 | u32 pos; | |
636 | u32 size; | |
fd4daa9c | 637 | bool enabled; |
fabf6e51 | 638 | bool force_thru; |
b074cec8 | 639 | } pch_pfit; |
33d29b14 | 640 | |
ca3a0ff8 | 641 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 642 | int fdi_lanes; |
ca3a0ff8 | 643 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
644 | |
645 | bool ips_enabled; | |
cf532bb2 | 646 | |
f51be2e0 PZ |
647 | bool enable_fbc; |
648 | ||
cf532bb2 | 649 | bool double_wide; |
0e32b39c DA |
650 | |
651 | bool dp_encoder_is_mst; | |
652 | int pbn; | |
be41e336 CK |
653 | |
654 | struct intel_crtc_scaler_state scaler_state; | |
99d736a2 ML |
655 | |
656 | /* w/a for waiting 2 vblanks during crtc enable */ | |
657 | enum pipe hsw_workaround_pipe; | |
d21fbe87 MR |
658 | |
659 | /* IVB sprite scaling w/a (WaCxSRDisabledForSpriteScaling:ivb) */ | |
660 | bool disable_lp_wm; | |
4e0963c7 | 661 | |
e8f1f02e | 662 | struct intel_crtc_wm_state wm; |
05dc698c LL |
663 | |
664 | /* Gamma mode programmed on the pipe */ | |
665 | uint32_t gamma_mode; | |
b8cecdf5 DV |
666 | }; |
667 | ||
262cd2e1 VS |
668 | struct vlv_wm_state { |
669 | struct vlv_pipe_wm wm[3]; | |
670 | struct vlv_sr_wm sr[3]; | |
671 | uint8_t num_active_planes; | |
672 | uint8_t num_levels; | |
673 | uint8_t level; | |
674 | bool cxsr; | |
675 | }; | |
676 | ||
79e53945 JB |
677 | struct intel_crtc { |
678 | struct drm_crtc base; | |
80824003 JB |
679 | enum pipe pipe; |
680 | enum plane plane; | |
79e53945 | 681 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
682 | /* |
683 | * Whether the crtc and the connected output pipeline is active. Implies | |
684 | * that crtc->enabled is set, i.e. the current mode configuration has | |
685 | * some outputs connected to this crtc. | |
08a48469 DV |
686 | */ |
687 | bool active; | |
6efdf354 | 688 | unsigned long enabled_power_domains; |
652c393a | 689 | bool lowfreq_avail; |
02e792fb | 690 | struct intel_overlay *overlay; |
5a21b665 | 691 | struct intel_flip_work *flip_work; |
cda4b7d3 | 692 | |
b4a98e57 CW |
693 | atomic_t unpin_work_count; |
694 | ||
e506a0c6 DV |
695 | /* Display surface base address adjustement for pageflips. Note that on |
696 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
697 | * handled in the hw itself (with the TILEOFF register). */ | |
54ea9da8 | 698 | u32 dspaddr_offset; |
2db3366b PZ |
699 | int adjusted_x; |
700 | int adjusted_y; | |
e506a0c6 | 701 | |
cda4b7d3 | 702 | uint32_t cursor_addr; |
4b0e333e | 703 | uint32_t cursor_cntl; |
dc41c154 | 704 | uint32_t cursor_size; |
4b0e333e | 705 | uint32_t cursor_base; |
4b645f14 | 706 | |
6e3c9717 | 707 | struct intel_crtc_state *config; |
b8cecdf5 | 708 | |
5a21b665 DV |
709 | /* reset counter value when the last flip was submitted */ |
710 | unsigned int reset_counter; | |
711 | ||
8664281b PZ |
712 | /* Access to these should be protected by dev_priv->irq_lock. */ |
713 | bool cpu_fifo_underrun_disabled; | |
714 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
715 | |
716 | /* per-pipe watermark state */ | |
717 | struct { | |
718 | /* watermarks currently being used */ | |
4e0963c7 MR |
719 | union { |
720 | struct intel_pipe_wm ilk; | |
721 | struct skl_pipe_wm skl; | |
722 | } active; | |
ed4a6a7c | 723 | |
852eb00d VS |
724 | /* allow CxSR on this pipe */ |
725 | bool cxsr_allowed; | |
0b2ae6d7 | 726 | } wm; |
8d7849db | 727 | |
80715b2f | 728 | int scanline_offset; |
32b7eeec | 729 | |
eb120ef6 JB |
730 | struct { |
731 | unsigned start_vbl_count; | |
732 | ktime_t start_vbl_time; | |
733 | int min_vbl, max_vbl; | |
734 | int scanline_start; | |
735 | } debug; | |
85a62bf9 | 736 | |
be41e336 CK |
737 | /* scalers available on this crtc */ |
738 | int num_scalers; | |
262cd2e1 VS |
739 | |
740 | struct vlv_wm_state wm_state; | |
79e53945 JB |
741 | }; |
742 | ||
c35426d2 VS |
743 | struct intel_plane_wm_parameters { |
744 | uint32_t horiz_pixels; | |
ed57cb8a | 745 | uint32_t vert_pixels; |
2cd601c6 CK |
746 | /* |
747 | * For packed pixel formats: | |
748 | * bytes_per_pixel - holds bytes per pixel | |
749 | * For planar pixel formats: | |
750 | * bytes_per_pixel - holds bytes per pixel for uv-plane | |
751 | * y_bytes_per_pixel - holds bytes per pixel for y-plane | |
752 | */ | |
c35426d2 | 753 | uint8_t bytes_per_pixel; |
2cd601c6 | 754 | uint8_t y_bytes_per_pixel; |
c35426d2 VS |
755 | bool enabled; |
756 | bool scaled; | |
0fda6568 | 757 | u64 tiling; |
1fc0a8f7 | 758 | unsigned int rotation; |
6eb1a681 | 759 | uint16_t fifo_size; |
c35426d2 VS |
760 | }; |
761 | ||
b840d907 JB |
762 | struct intel_plane { |
763 | struct drm_plane base; | |
7f1f3851 | 764 | int plane; |
b840d907 | 765 | enum pipe pipe; |
2d354c34 | 766 | bool can_scale; |
b840d907 | 767 | int max_downscale; |
a9ff8714 | 768 | uint32_t frontbuffer_bit; |
526682e9 PZ |
769 | |
770 | /* Since we need to change the watermarks before/after | |
771 | * enabling/disabling the planes, we need to store the parameters here | |
772 | * as the other pieces of the struct may not reflect the values we want | |
773 | * for the watermark calculations. Currently only Haswell uses this. | |
774 | */ | |
c35426d2 | 775 | struct intel_plane_wm_parameters wm; |
526682e9 | 776 | |
8e7d688b MR |
777 | /* |
778 | * NOTE: Do not place new plane state fields here (e.g., when adding | |
779 | * new plane properties). New runtime state should now be placed in | |
2fde1391 | 780 | * the intel_plane_state structure and accessed via plane_state. |
8e7d688b MR |
781 | */ |
782 | ||
b840d907 | 783 | void (*update_plane)(struct drm_plane *plane, |
2fde1391 ML |
784 | const struct intel_crtc_state *crtc_state, |
785 | const struct intel_plane_state *plane_state); | |
b39d53f6 | 786 | void (*disable_plane)(struct drm_plane *plane, |
7fabf5ef | 787 | struct drm_crtc *crtc); |
c59cb179 | 788 | int (*check_plane)(struct drm_plane *plane, |
061e4b8d | 789 | struct intel_crtc_state *crtc_state, |
c59cb179 | 790 | struct intel_plane_state *state); |
b840d907 JB |
791 | }; |
792 | ||
b445e3b0 ED |
793 | struct intel_watermark_params { |
794 | unsigned long fifo_size; | |
795 | unsigned long max_wm; | |
796 | unsigned long default_wm; | |
797 | unsigned long guard_size; | |
798 | unsigned long cacheline_size; | |
799 | }; | |
800 | ||
801 | struct cxsr_latency { | |
802 | int is_desktop; | |
803 | int is_ddr3; | |
804 | unsigned long fsb_freq; | |
805 | unsigned long mem_freq; | |
806 | unsigned long display_sr; | |
807 | unsigned long display_hpll_disable; | |
808 | unsigned long cursor_sr; | |
809 | unsigned long cursor_hpll_disable; | |
810 | }; | |
811 | ||
de419ab6 | 812 | #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base) |
79e53945 | 813 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
10f81c19 | 814 | #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base) |
5daa55eb | 815 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 816 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 817 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 818 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
ea2c67bb | 819 | #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base) |
155e6369 | 820 | #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL) |
79e53945 | 821 | |
f5bbfca3 | 822 | struct intel_hdmi { |
f0f59a00 | 823 | i915_reg_t hdmi_reg; |
f5bbfca3 | 824 | int ddc_bus; |
b1ba124d VS |
825 | struct { |
826 | enum drm_dp_dual_mode_type type; | |
827 | int max_tmds_clock; | |
828 | } dp_dual_mode; | |
0f2a2a75 | 829 | bool limited_color_range; |
55bc60db | 830 | bool color_range_auto; |
f5bbfca3 ED |
831 | bool has_hdmi_sink; |
832 | bool has_audio; | |
833 | enum hdmi_force_audio force_audio; | |
abedc077 | 834 | bool rgb_quant_range_selectable; |
94a11ddc | 835 | enum hdmi_picture_aspect aspect_ratio; |
d8b4c43a | 836 | struct intel_connector *attached_connector; |
f5bbfca3 | 837 | void (*write_infoframe)(struct drm_encoder *encoder, |
178f736a | 838 | enum hdmi_infoframe_type type, |
fff63867 | 839 | const void *frame, ssize_t len); |
687f4d06 | 840 | void (*set_infoframes)(struct drm_encoder *encoder, |
6897b4b5 | 841 | bool enable, |
7c5f93b0 | 842 | const struct drm_display_mode *adjusted_mode); |
cda0aaaf VS |
843 | bool (*infoframe_enabled)(struct drm_encoder *encoder, |
844 | const struct intel_crtc_state *pipe_config); | |
f5bbfca3 ED |
845 | }; |
846 | ||
0e32b39c | 847 | struct intel_dp_mst_encoder; |
b091cd92 | 848 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 849 | |
fe3cd48d R |
850 | /* |
851 | * enum link_m_n_set: | |
852 | * When platform provides two set of M_N registers for dp, we can | |
853 | * program them and switch between them incase of DRRS. | |
854 | * But When only one such register is provided, we have to program the | |
855 | * required divider value on that registers itself based on the DRRS state. | |
856 | * | |
857 | * M1_N1 : Program dp_m_n on M1_N1 registers | |
858 | * dp_m2_n2 on M2_N2 registers (If supported) | |
859 | * | |
860 | * M2_N2 : Program dp_m2_n2 on M1_N1 registers | |
861 | * M2_N2 registers are not supported | |
862 | */ | |
863 | ||
864 | enum link_m_n_set { | |
865 | /* Sets the m1_n1 and m2_n2 */ | |
866 | M1_N1 = 0, | |
867 | M2_N2 | |
868 | }; | |
869 | ||
54d63ca6 | 870 | struct intel_dp { |
f0f59a00 VS |
871 | i915_reg_t output_reg; |
872 | i915_reg_t aux_ch_ctl_reg; | |
873 | i915_reg_t aux_ch_data_reg[5]; | |
54d63ca6 | 874 | uint32_t DP; |
901c2daf VS |
875 | int link_rate; |
876 | uint8_t lane_count; | |
30d9aa42 | 877 | uint8_t sink_count; |
64ee2fd2 | 878 | bool link_mst; |
54d63ca6 | 879 | bool has_audio; |
7d23e3c3 | 880 | bool detect_done; |
54d63ca6 | 881 | enum hdmi_force_audio force_audio; |
0f2a2a75 | 882 | bool limited_color_range; |
55bc60db | 883 | bool color_range_auto; |
54d63ca6 | 884 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; |
2293bb5c | 885 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 886 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
86ee27b5 | 887 | uint8_t edp_dpcd[EDP_DISPLAY_CTL_CAP_SIZE]; |
94ca719e VS |
888 | /* sink rates as reported by DP_SUPPORTED_LINK_RATES */ |
889 | uint8_t num_sink_rates; | |
890 | int sink_rates[DP_MAX_SUPPORTED_RATES]; | |
9d1a1031 | 891 | struct drm_dp_aux aux; |
54d63ca6 SK |
892 | uint8_t train_set[4]; |
893 | int panel_power_up_delay; | |
894 | int panel_power_down_delay; | |
895 | int panel_power_cycle_delay; | |
896 | int backlight_on_delay; | |
897 | int backlight_off_delay; | |
54d63ca6 SK |
898 | struct delayed_work panel_vdd_work; |
899 | bool want_panel_vdd; | |
dce56b3c PZ |
900 | unsigned long last_power_on; |
901 | unsigned long last_backlight_off; | |
d28d4731 | 902 | ktime_t panel_power_off_time; |
5d42f82a | 903 | |
01527b31 CT |
904 | struct notifier_block edp_notifier; |
905 | ||
a4a5d2f8 VS |
906 | /* |
907 | * Pipe whose power sequencer is currently locked into | |
908 | * this port. Only relevant on VLV/CHV. | |
909 | */ | |
910 | enum pipe pps_pipe; | |
78597996 ID |
911 | /* |
912 | * Set if the sequencer may be reset due to a power transition, | |
913 | * requiring a reinitialization. Only relevant on BXT. | |
914 | */ | |
915 | bool pps_reset; | |
36b5f425 | 916 | struct edp_power_seq pps_delays; |
a4a5d2f8 | 917 | |
0e32b39c DA |
918 | bool can_mst; /* this port supports mst */ |
919 | bool is_mst; | |
19e0b4ca | 920 | int active_mst_links; |
0e32b39c | 921 | /* connector directly attached - won't be use for modeset in mst world */ |
dd06f90e | 922 | struct intel_connector *attached_connector; |
ec5b01dd | 923 | |
0e32b39c DA |
924 | /* mst connector list */ |
925 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
926 | struct drm_dp_mst_topology_mgr mst_mgr; | |
927 | ||
ec5b01dd | 928 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
929 | /* |
930 | * This function returns the value we have to program the AUX_CTL | |
931 | * register with to kick off an AUX transaction. | |
932 | */ | |
933 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
934 | bool has_aux_irq, | |
935 | int send_bytes, | |
936 | uint32_t aux_clock_divider); | |
ad64217b ACO |
937 | |
938 | /* This is called before a link training is starterd */ | |
939 | void (*prepare_link_retrain)(struct intel_dp *intel_dp); | |
940 | ||
c5d5ab7a TP |
941 | /* Displayport compliance testing */ |
942 | unsigned long compliance_test_type; | |
559be30c TP |
943 | unsigned long compliance_test_data; |
944 | bool compliance_test_active; | |
54d63ca6 SK |
945 | }; |
946 | ||
da63a9f2 PZ |
947 | struct intel_digital_port { |
948 | struct intel_encoder base; | |
174edf1f | 949 | enum port port; |
bcf53de4 | 950 | u32 saved_port_bits; |
da63a9f2 PZ |
951 | struct intel_dp dp; |
952 | struct intel_hdmi hdmi; | |
b2c5c181 | 953 | enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool); |
b0b33846 | 954 | bool release_cl2_override; |
ccb1a831 | 955 | uint8_t max_lanes; |
cae666ce TI |
956 | /* for communication with audio component; protected by av_mutex */ |
957 | const struct drm_connector *audio_connector; | |
da63a9f2 PZ |
958 | }; |
959 | ||
0e32b39c DA |
960 | struct intel_dp_mst_encoder { |
961 | struct intel_encoder base; | |
962 | enum pipe pipe; | |
963 | struct intel_digital_port *primary; | |
0552f765 | 964 | struct intel_connector *connector; |
0e32b39c DA |
965 | }; |
966 | ||
65d64cc5 | 967 | static inline enum dpio_channel |
89b667f8 JB |
968 | vlv_dport_to_channel(struct intel_digital_port *dport) |
969 | { | |
970 | switch (dport->port) { | |
971 | case PORT_B: | |
00fc31b7 | 972 | case PORT_D: |
e4607fcf | 973 | return DPIO_CH0; |
89b667f8 | 974 | case PORT_C: |
e4607fcf | 975 | return DPIO_CH1; |
89b667f8 JB |
976 | default: |
977 | BUG(); | |
978 | } | |
979 | } | |
980 | ||
65d64cc5 VS |
981 | static inline enum dpio_phy |
982 | vlv_dport_to_phy(struct intel_digital_port *dport) | |
983 | { | |
984 | switch (dport->port) { | |
985 | case PORT_B: | |
986 | case PORT_C: | |
987 | return DPIO_PHY0; | |
988 | case PORT_D: | |
989 | return DPIO_PHY1; | |
990 | default: | |
991 | BUG(); | |
992 | } | |
993 | } | |
994 | ||
995 | static inline enum dpio_channel | |
eb69b0e5 CML |
996 | vlv_pipe_to_channel(enum pipe pipe) |
997 | { | |
998 | switch (pipe) { | |
999 | case PIPE_A: | |
1000 | case PIPE_C: | |
1001 | return DPIO_CH0; | |
1002 | case PIPE_B: | |
1003 | return DPIO_CH1; | |
1004 | default: | |
1005 | BUG(); | |
1006 | } | |
1007 | } | |
1008 | ||
f875c15a CW |
1009 | static inline struct drm_crtc * |
1010 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
1011 | { | |
fac5e23e | 1012 | struct drm_i915_private *dev_priv = to_i915(dev); |
f875c15a CW |
1013 | return dev_priv->pipe_to_crtc_mapping[pipe]; |
1014 | } | |
1015 | ||
417ae147 CW |
1016 | static inline struct drm_crtc * |
1017 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
1018 | { | |
fac5e23e | 1019 | struct drm_i915_private *dev_priv = to_i915(dev); |
417ae147 CW |
1020 | return dev_priv->plane_to_crtc_mapping[plane]; |
1021 | } | |
1022 | ||
51cbaf01 ML |
1023 | struct intel_flip_work { |
1024 | struct work_struct unpin_work; | |
1025 | struct work_struct mmio_work; | |
1026 | ||
5a21b665 DV |
1027 | struct drm_crtc *crtc; |
1028 | struct drm_framebuffer *old_fb; | |
1029 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 1030 | struct drm_pending_vblank_event *event; |
e7d841ca | 1031 | atomic_t pending; |
5a21b665 DV |
1032 | u32 flip_count; |
1033 | u32 gtt_offset; | |
1034 | struct drm_i915_gem_request *flip_queued_req; | |
66f59c5c | 1035 | u32 flip_queued_vblank; |
5a21b665 DV |
1036 | u32 flip_ready_vblank; |
1037 | unsigned int rotation; | |
4e5359cd SF |
1038 | }; |
1039 | ||
5f1aae65 | 1040 | struct intel_load_detect_pipe { |
edde3617 | 1041 | struct drm_atomic_state *restore_state; |
5f1aae65 | 1042 | }; |
79e53945 | 1043 | |
5f1aae65 PZ |
1044 | static inline struct intel_encoder * |
1045 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
1046 | { |
1047 | return to_intel_connector(connector)->encoder; | |
1048 | } | |
1049 | ||
da63a9f2 PZ |
1050 | static inline struct intel_digital_port * |
1051 | enc_to_dig_port(struct drm_encoder *encoder) | |
1052 | { | |
1053 | return container_of(encoder, struct intel_digital_port, base.base); | |
9ff8c9ba ID |
1054 | } |
1055 | ||
0e32b39c DA |
1056 | static inline struct intel_dp_mst_encoder * |
1057 | enc_to_mst(struct drm_encoder *encoder) | |
1058 | { | |
1059 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
1060 | } | |
1061 | ||
9ff8c9ba ID |
1062 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
1063 | { | |
1064 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
1065 | } |
1066 | ||
1067 | static inline struct intel_digital_port * | |
1068 | dp_to_dig_port(struct intel_dp *intel_dp) | |
1069 | { | |
1070 | return container_of(intel_dp, struct intel_digital_port, dp); | |
1071 | } | |
1072 | ||
1073 | static inline struct intel_digital_port * | |
1074 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
1075 | { | |
1076 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
1077 | } |
1078 | ||
6af31a65 DL |
1079 | /* |
1080 | * Returns the number of planes for this pipe, ie the number of sprites + 1 | |
1081 | * (primary plane). This doesn't count the cursor plane then. | |
1082 | */ | |
1083 | static inline unsigned int intel_num_planes(struct intel_crtc *crtc) | |
1084 | { | |
1085 | return INTEL_INFO(crtc->base.dev)->num_sprites[crtc->pipe] + 1; | |
1086 | } | |
5f1aae65 | 1087 | |
47339cd9 | 1088 | /* intel_fifo_underrun.c */ |
a72e4c9f | 1089 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 | 1090 | enum pipe pipe, bool enable); |
a72e4c9f | 1091 | bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 PZ |
1092 | enum transcoder pch_transcoder, |
1093 | bool enable); | |
1f7247c0 DV |
1094 | void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, |
1095 | enum pipe pipe); | |
1096 | void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, | |
1097 | enum transcoder pch_transcoder); | |
aca7b684 VS |
1098 | void intel_check_cpu_fifo_underruns(struct drm_i915_private *dev_priv); |
1099 | void intel_check_pch_fifo_underruns(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
1100 | |
1101 | /* i915_irq.c */ | |
480c8033 DV |
1102 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
1103 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
1104 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
1105 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
dc97997a | 1106 | void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv); |
91d14251 TU |
1107 | void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv); |
1108 | void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv); | |
59d02a1f | 1109 | u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask); |
b963291c DV |
1110 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv); |
1111 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv); | |
9df7575f JB |
1112 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
1113 | { | |
1114 | /* | |
1115 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
1116 | * this is the only thing we need to check. | |
1117 | */ | |
2aeb7d3a | 1118 | return dev_priv->pm.irqs_enabled; |
9df7575f JB |
1119 | } |
1120 | ||
a225f079 | 1121 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
4c6c03be DL |
1122 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
1123 | unsigned int pipe_mask); | |
aae8ba84 VS |
1124 | void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv, |
1125 | unsigned int pipe_mask); | |
5f1aae65 | 1126 | |
5f1aae65 | 1127 | /* intel_crt.c */ |
87440425 | 1128 | void intel_crt_init(struct drm_device *dev); |
9504a892 | 1129 | void intel_crt_reset(struct drm_encoder *encoder); |
5f1aae65 PZ |
1130 | |
1131 | /* intel_ddi.c */ | |
e404ba8d | 1132 | void intel_ddi_clk_select(struct intel_encoder *encoder, |
c856052a | 1133 | struct intel_shared_dpll *pll); |
b7076546 ML |
1134 | void intel_ddi_fdi_post_disable(struct intel_encoder *intel_encoder, |
1135 | struct intel_crtc_state *old_crtc_state, | |
1136 | struct drm_connector_state *old_conn_state); | |
32bdc400 | 1137 | void intel_prepare_dp_ddi_buffers(struct intel_encoder *encoder); |
87440425 PZ |
1138 | void hsw_fdi_link_train(struct drm_crtc *crtc); |
1139 | void intel_ddi_init(struct drm_device *dev, enum port port); | |
1140 | enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder); | |
1141 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); | |
87440425 PZ |
1142 | void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); |
1143 | void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, | |
1144 | enum transcoder cpu_transcoder); | |
1145 | void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); | |
1146 | void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
190f68c5 ACO |
1147 | bool intel_ddi_pll_select(struct intel_crtc *crtc, |
1148 | struct intel_crtc_state *crtc_state); | |
87440425 | 1149 | void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
ad64217b | 1150 | void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp); |
87440425 | 1151 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); |
87440425 | 1152 | void intel_ddi_get_config(struct intel_encoder *encoder, |
5cec258b | 1153 | struct intel_crtc_state *pipe_config); |
bcddf610 S |
1154 | struct intel_encoder * |
1155 | intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state); | |
5f1aae65 | 1156 | |
44905a27 | 1157 | void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder); |
0e32b39c | 1158 | void intel_ddi_clock_get(struct intel_encoder *encoder, |
5cec258b | 1159 | struct intel_crtc_state *pipe_config); |
0e32b39c | 1160 | void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state); |
f8896f5d | 1161 | uint32_t ddi_signal_levels(struct intel_dp *intel_dp); |
5f1aae65 | 1162 | |
6761dd31 TU |
1163 | unsigned int intel_fb_align_height(struct drm_device *dev, |
1164 | unsigned int height, | |
1165 | uint32_t pixel_format, | |
1166 | uint64_t fb_format_modifier); | |
7b49f948 VS |
1167 | u32 intel_fb_stride_alignment(const struct drm_i915_private *dev_priv, |
1168 | uint64_t fb_modifier, uint32_t pixel_format); | |
b680c37a | 1169 | |
7c10a2b5 | 1170 | /* intel_audio.c */ |
88212941 | 1171 | void intel_init_audio_hooks(struct drm_i915_private *dev_priv); |
69bfe1a9 JN |
1172 | void intel_audio_codec_enable(struct intel_encoder *encoder); |
1173 | void intel_audio_codec_disable(struct intel_encoder *encoder); | |
58fddc28 ID |
1174 | void i915_audio_component_init(struct drm_i915_private *dev_priv); |
1175 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv); | |
7c10a2b5 | 1176 | |
b680c37a | 1177 | /* intel_display.c */ |
b2045352 | 1178 | void skl_set_preferred_cdclk_vco(struct drm_i915_private *dev_priv, int vco); |
19ab4ed3 | 1179 | void intel_update_rawclk(struct drm_i915_private *dev_priv); |
c30fec65 VS |
1180 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
1181 | const char *name, u32 reg, int ref_freq); | |
b7076546 ML |
1182 | void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv); |
1183 | void lpt_disable_iclkip(struct drm_i915_private *dev_priv); | |
65a3fea0 | 1184 | extern const struct drm_plane_funcs intel_plane_funcs; |
88212941 | 1185 | void intel_init_display_hooks(struct drm_i915_private *dev_priv); |
6687c906 | 1186 | unsigned int intel_fb_xy_to_linear(int x, int y, |
2949056c VS |
1187 | const struct intel_plane_state *state, |
1188 | int plane); | |
6687c906 | 1189 | void intel_add_fb_offsets(int *x, int *y, |
2949056c | 1190 | const struct intel_plane_state *state, int plane); |
1663b9d6 | 1191 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info); |
b680c37a | 1192 | bool intel_has_pending_fb_unpin(struct drm_device *dev); |
7d993739 TU |
1193 | void intel_mark_busy(struct drm_i915_private *dev_priv); |
1194 | void intel_mark_idle(struct drm_i915_private *dev_priv); | |
87440425 | 1195 | void intel_crtc_restore_mode(struct drm_crtc *crtc); |
70e0bd74 | 1196 | int intel_display_suspend(struct drm_device *dev); |
8090ba8c | 1197 | void intel_pps_unlock_regs_wa(struct drm_i915_private *dev_priv); |
87440425 | 1198 | void intel_encoder_destroy(struct drm_encoder *encoder); |
08d9bc92 ACO |
1199 | int intel_connector_init(struct intel_connector *); |
1200 | struct intel_connector *intel_connector_alloc(void); | |
87440425 | 1201 | bool intel_connector_get_hw_state(struct intel_connector *connector); |
87440425 PZ |
1202 | void intel_connector_attach_encoder(struct intel_connector *connector, |
1203 | struct intel_encoder *encoder); | |
87440425 PZ |
1204 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, |
1205 | struct drm_crtc *crtc); | |
752aa88a | 1206 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector); |
08d7b3d1 CW |
1207 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
1208 | struct drm_file *file_priv); | |
87440425 PZ |
1209 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1210 | enum pipe pipe); | |
2d84d2b3 VS |
1211 | static inline bool |
1212 | intel_crtc_has_type(const struct intel_crtc_state *crtc_state, | |
1213 | enum intel_output_type type) | |
1214 | { | |
1215 | return crtc_state->output_types & (1 << type); | |
1216 | } | |
37a5650b VS |
1217 | static inline bool |
1218 | intel_crtc_has_dp_encoder(const struct intel_crtc_state *crtc_state) | |
1219 | { | |
1220 | return crtc_state->output_types & | |
cca0502b | 1221 | ((1 << INTEL_OUTPUT_DP) | |
37a5650b VS |
1222 | (1 << INTEL_OUTPUT_DP_MST) | |
1223 | (1 << INTEL_OUTPUT_EDP)); | |
1224 | } | |
4f905cf9 DV |
1225 | static inline void |
1226 | intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
1227 | { | |
1228 | drm_wait_one_vblank(dev, pipe); | |
1229 | } | |
0c241d5b VS |
1230 | static inline void |
1231 | intel_wait_for_vblank_if_active(struct drm_device *dev, int pipe) | |
1232 | { | |
1233 | const struct intel_crtc *crtc = | |
1234 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
1235 | ||
1236 | if (crtc->active) | |
1237 | intel_wait_for_vblank(dev, pipe); | |
1238 | } | |
a2991414 ML |
1239 | |
1240 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc); | |
1241 | ||
87440425 | 1242 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf | 1243 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1244 | struct intel_digital_port *dport, |
1245 | unsigned int expected_mask); | |
87440425 PZ |
1246 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
1247 | struct drm_display_mode *mode, | |
51fd371b RC |
1248 | struct intel_load_detect_pipe *old, |
1249 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1250 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
1251 | struct intel_load_detect_pipe *old, |
1252 | struct drm_modeset_acquire_ctx *ctx); | |
058d88c4 CW |
1253 | struct i915_vma * |
1254 | intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, unsigned int rotation); | |
fb4b8ce1 | 1255 | void intel_unpin_fb_obj(struct drm_framebuffer *fb, unsigned int rotation); |
a8bb6818 DV |
1256 | struct drm_framebuffer * |
1257 | __intel_framebuffer_create(struct drm_device *dev, | |
87440425 PZ |
1258 | struct drm_mode_fb_cmd2 *mode_cmd, |
1259 | struct drm_i915_gem_object *obj); | |
5a21b665 | 1260 | void intel_finish_page_flip_cs(struct drm_i915_private *dev_priv, int pipe); |
51cbaf01 | 1261 | void intel_finish_page_flip_mmio(struct drm_i915_private *dev_priv, int pipe); |
5a21b665 | 1262 | void intel_check_page_flip(struct drm_i915_private *dev_priv, int pipe); |
6beb8c23 | 1263 | int intel_prepare_plane_fb(struct drm_plane *plane, |
d136dfee | 1264 | const struct drm_plane_state *new_state); |
38f3ce3a | 1265 | void intel_cleanup_plane_fb(struct drm_plane *plane, |
d136dfee | 1266 | const struct drm_plane_state *old_state); |
a98b3431 MR |
1267 | int intel_plane_atomic_get_property(struct drm_plane *plane, |
1268 | const struct drm_plane_state *state, | |
1269 | struct drm_property *property, | |
1270 | uint64_t *val); | |
1271 | int intel_plane_atomic_set_property(struct drm_plane *plane, | |
1272 | struct drm_plane_state *state, | |
1273 | struct drm_property *property, | |
1274 | uint64_t val); | |
da20eabd ML |
1275 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
1276 | struct drm_plane_state *plane_state); | |
716c2e55 | 1277 | |
832be82f VS |
1278 | unsigned int intel_tile_height(const struct drm_i915_private *dev_priv, |
1279 | uint64_t fb_modifier, unsigned int cpp); | |
50470bb0 | 1280 | |
121920fa TU |
1281 | static inline bool |
1282 | intel_rotation_90_or_270(unsigned int rotation) | |
1283 | { | |
31ad61e4 | 1284 | return rotation & (DRM_ROTATE_90 | DRM_ROTATE_270); |
121920fa TU |
1285 | } |
1286 | ||
3b7a5119 SJ |
1287 | void intel_create_rotation_property(struct drm_device *dev, |
1288 | struct intel_plane *plane); | |
1289 | ||
7abd4b35 ACO |
1290 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1291 | enum pipe pipe); | |
1292 | ||
3f36b937 TU |
1293 | int vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, |
1294 | const struct dpll *dpll); | |
d288f65f | 1295 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe); |
8802e5b6 | 1296 | int lpt_get_iclkip(struct drm_i915_private *dev_priv); |
d288f65f | 1297 | |
716c2e55 | 1298 | /* modesetting asserts */ |
b680c37a DV |
1299 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1300 | enum pipe pipe); | |
55607e8a DV |
1301 | void assert_pll(struct drm_i915_private *dev_priv, |
1302 | enum pipe pipe, bool state); | |
1303 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
1304 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
8563b1e8 LL |
1305 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state); |
1306 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1307 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
55607e8a DV |
1308 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1309 | enum pipe pipe, bool state); | |
1310 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
1311 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 1312 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
1313 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
1314 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
4f2d9934 | 1315 | u32 intel_compute_tile_offset(int *x, int *y, |
2949056c | 1316 | const struct intel_plane_state *state, int plane); |
c033666a CW |
1317 | void intel_prepare_reset(struct drm_i915_private *dev_priv); |
1318 | void intel_finish_reset(struct drm_i915_private *dev_priv); | |
a14cb6fc PZ |
1319 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
1320 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
324513c0 ID |
1321 | void bxt_init_cdclk(struct drm_i915_private *dev_priv); |
1322 | void bxt_uninit_cdclk(struct drm_i915_private *dev_priv); | |
9c8d0b8e ID |
1323 | void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy); |
1324 | void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy); | |
1325 | bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv, | |
1326 | enum dpio_phy phy); | |
1327 | bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv, | |
1328 | enum dpio_phy phy); | |
da2f41d1 | 1329 | void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv); |
664326f8 SK |
1330 | void bxt_enable_dc9(struct drm_i915_private *dev_priv); |
1331 | void bxt_disable_dc9(struct drm_i915_private *dev_priv); | |
f62c79b3 | 1332 | void gen9_enable_dc5(struct drm_i915_private *dev_priv); |
5d96d8af DL |
1333 | void skl_init_cdclk(struct drm_i915_private *dev_priv); |
1334 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
c89e39f3 | 1335 | unsigned int skl_cdclk_get_vco(unsigned int freq); |
0a9d2bed AM |
1336 | void skl_enable_dc6(struct drm_i915_private *dev_priv); |
1337 | void skl_disable_dc6(struct drm_i915_private *dev_priv); | |
87440425 | 1338 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
5cec258b | 1339 | struct intel_crtc_state *pipe_config); |
fe3cd48d | 1340 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n); |
87440425 | 1341 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
5ab7b0b7 | 1342 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 ACO |
1343 | struct dpll *best_clock); |
1344 | int chv_calc_dpll_params(int refclk, struct dpll *pll_clock); | |
dccbea3b | 1345 | |
87440425 | 1346 | bool intel_crtc_active(struct drm_crtc *crtc); |
20bc8673 VS |
1347 | void hsw_enable_ips(struct intel_crtc *crtc); |
1348 | void hsw_disable_ips(struct intel_crtc *crtc); | |
319be8ae ID |
1349 | enum intel_display_power_domain |
1350 | intel_display_port_power_domain(struct intel_encoder *intel_encoder); | |
25f78f58 VS |
1351 | enum intel_display_power_domain |
1352 | intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder); | |
f6a83288 | 1353 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 1354 | struct intel_crtc_state *pipe_config); |
86adf9d7 | 1355 | |
e435d6e5 | 1356 | int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state); |
6156a456 | 1357 | int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state); |
8ea30864 | 1358 | |
6687c906 | 1359 | u32 intel_fb_gtt_offset(struct drm_framebuffer *fb, unsigned int rotation); |
dedf278c | 1360 | |
6156a456 CK |
1361 | u32 skl_plane_ctl_format(uint32_t pixel_format); |
1362 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier); | |
1363 | u32 skl_plane_ctl_rotation(unsigned int rotation); | |
d2196774 VS |
1364 | u32 skl_plane_stride(const struct drm_framebuffer *fb, int plane, |
1365 | unsigned int rotation); | |
b63a16f6 | 1366 | int skl_check_plane_surface(struct intel_plane_state *plane_state); |
121920fa | 1367 | |
eb805623 | 1368 | /* intel_csr.c */ |
f4448375 | 1369 | void intel_csr_ucode_init(struct drm_i915_private *); |
2abc525b | 1370 | void intel_csr_load_program(struct drm_i915_private *); |
f4448375 | 1371 | void intel_csr_ucode_fini(struct drm_i915_private *); |
f74ed08d ID |
1372 | void intel_csr_ucode_suspend(struct drm_i915_private *); |
1373 | void intel_csr_ucode_resume(struct drm_i915_private *); | |
eb805623 | 1374 | |
5f1aae65 | 1375 | /* intel_dp.c */ |
457c52d8 | 1376 | bool intel_dp_init(struct drm_device *dev, i915_reg_t output_reg, enum port port); |
87440425 PZ |
1377 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
1378 | struct intel_connector *intel_connector); | |
901c2daf | 1379 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
dfa10480 ACO |
1380 | int link_rate, uint8_t lane_count, |
1381 | bool link_mst); | |
87440425 | 1382 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
87440425 PZ |
1383 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); |
1384 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
bf93ba67 ID |
1385 | void intel_dp_encoder_reset(struct drm_encoder *encoder); |
1386 | void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder); | |
87440425 | 1387 | void intel_dp_encoder_destroy(struct drm_encoder *encoder); |
d2e216d0 | 1388 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc); |
87440425 | 1389 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
0a478c27 ML |
1390 | struct intel_crtc_state *pipe_config, |
1391 | struct drm_connector_state *conn_state); | |
5d8a7752 | 1392 | bool intel_dp_is_edp(struct drm_device *dev, enum port port); |
b2c5c181 DV |
1393 | enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
1394 | bool long_hpd); | |
4be73780 DV |
1395 | void intel_edp_backlight_on(struct intel_dp *intel_dp); |
1396 | void intel_edp_backlight_off(struct intel_dp *intel_dp); | |
24f3e092 | 1397 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 DV |
1398 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
1399 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
0e32b39c DA |
1400 | void intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector); |
1401 | void intel_dp_mst_suspend(struct drm_device *dev); | |
1402 | void intel_dp_mst_resume(struct drm_device *dev); | |
50fec21a | 1403 | int intel_dp_max_link_rate(struct intel_dp *intel_dp); |
ed4e9c1d | 1404 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate); |
0e32b39c | 1405 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); |
78597996 | 1406 | void intel_power_sequencer_reset(struct drm_i915_private *dev_priv); |
0bc12bcb | 1407 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes); |
4a3b8769 | 1408 | void intel_plane_destroy(struct drm_plane *plane); |
85cb48a1 ML |
1409 | void intel_edp_drrs_enable(struct intel_dp *intel_dp, |
1410 | struct intel_crtc_state *crtc_state); | |
1411 | void intel_edp_drrs_disable(struct intel_dp *intel_dp, | |
1412 | struct intel_crtc_state *crtc_state); | |
5748b6a1 CW |
1413 | void intel_edp_drrs_invalidate(struct drm_i915_private *dev_priv, |
1414 | unsigned int frontbuffer_bits); | |
1415 | void intel_edp_drrs_flush(struct drm_i915_private *dev_priv, | |
1416 | unsigned int frontbuffer_bits); | |
0bc12bcb | 1417 | |
94223d04 ACO |
1418 | void |
1419 | intel_dp_program_link_training_pattern(struct intel_dp *intel_dp, | |
1420 | uint8_t dp_train_pat); | |
1421 | void | |
1422 | intel_dp_set_signal_levels(struct intel_dp *intel_dp); | |
1423 | void intel_dp_set_idle_link_train(struct intel_dp *intel_dp); | |
1424 | uint8_t | |
1425 | intel_dp_voltage_max(struct intel_dp *intel_dp); | |
1426 | uint8_t | |
1427 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing); | |
1428 | void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, | |
1429 | uint8_t *link_bw, uint8_t *rate_select); | |
e588fa18 | 1430 | bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp); |
94223d04 ACO |
1431 | bool |
1432 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]); | |
1433 | ||
419b1b7a ACO |
1434 | static inline unsigned int intel_dp_unused_lane_mask(int lane_count) |
1435 | { | |
1436 | return ~((1 << lane_count) - 1) & 0xf; | |
1437 | } | |
1438 | ||
e7156c83 YA |
1439 | /* intel_dp_aux_backlight.c */ |
1440 | int intel_dp_aux_init_backlight_funcs(struct intel_connector *intel_connector); | |
1441 | ||
0e32b39c DA |
1442 | /* intel_dp_mst.c */ |
1443 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
1444 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
5f1aae65 | 1445 | /* intel_dsi.c */ |
4328633d | 1446 | void intel_dsi_init(struct drm_device *dev); |
5f1aae65 | 1447 | |
90198355 JN |
1448 | /* intel_dsi_dcs_backlight.c */ |
1449 | int intel_dsi_dcs_init_backlight_funcs(struct intel_connector *intel_connector); | |
5f1aae65 PZ |
1450 | |
1451 | /* intel_dvo.c */ | |
87440425 | 1452 | void intel_dvo_init(struct drm_device *dev); |
19625e85 L |
1453 | /* intel_hotplug.c */ |
1454 | void intel_hpd_poll_init(struct drm_i915_private *dev_priv); | |
5f1aae65 PZ |
1455 | |
1456 | ||
0632fef6 | 1457 | /* legacy fbdev emulation in intel_fbdev.c */ |
0695726e | 1458 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
4520f53a | 1459 | extern int intel_fbdev_init(struct drm_device *dev); |
e00bf696 | 1460 | extern void intel_fbdev_initial_config_async(struct drm_device *dev); |
4520f53a | 1461 | extern void intel_fbdev_fini(struct drm_device *dev); |
82e3b8c1 | 1462 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
1463 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
1464 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
1465 | #else |
1466 | static inline int intel_fbdev_init(struct drm_device *dev) | |
1467 | { | |
1468 | return 0; | |
1469 | } | |
5f1aae65 | 1470 | |
e00bf696 | 1471 | static inline void intel_fbdev_initial_config_async(struct drm_device *dev) |
4520f53a DV |
1472 | { |
1473 | } | |
1474 | ||
1475 | static inline void intel_fbdev_fini(struct drm_device *dev) | |
1476 | { | |
1477 | } | |
1478 | ||
82e3b8c1 | 1479 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
1480 | { |
1481 | } | |
1482 | ||
0632fef6 | 1483 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
1484 | { |
1485 | } | |
1486 | #endif | |
5f1aae65 | 1487 | |
7ff0ebcc | 1488 | /* intel_fbc.c */ |
f51be2e0 PZ |
1489 | void intel_fbc_choose_crtc(struct drm_i915_private *dev_priv, |
1490 | struct drm_atomic_state *state); | |
0e631adc | 1491 | bool intel_fbc_is_active(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1492 | void intel_fbc_pre_update(struct intel_crtc *crtc, |
1493 | struct intel_crtc_state *crtc_state, | |
1494 | struct intel_plane_state *plane_state); | |
1eb52238 | 1495 | void intel_fbc_post_update(struct intel_crtc *crtc); |
7ff0ebcc | 1496 | void intel_fbc_init(struct drm_i915_private *dev_priv); |
010cf73d | 1497 | void intel_fbc_init_pipe_state(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1498 | void intel_fbc_enable(struct intel_crtc *crtc, |
1499 | struct intel_crtc_state *crtc_state, | |
1500 | struct intel_plane_state *plane_state); | |
c937ab3e PZ |
1501 | void intel_fbc_disable(struct intel_crtc *crtc); |
1502 | void intel_fbc_global_disable(struct drm_i915_private *dev_priv); | |
dbef0f15 PZ |
1503 | void intel_fbc_invalidate(struct drm_i915_private *dev_priv, |
1504 | unsigned int frontbuffer_bits, | |
1505 | enum fb_op_origin origin); | |
1506 | void intel_fbc_flush(struct drm_i915_private *dev_priv, | |
6f4551fe | 1507 | unsigned int frontbuffer_bits, enum fb_op_origin origin); |
7733b49b | 1508 | void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv); |
7ff0ebcc | 1509 | |
5f1aae65 | 1510 | /* intel_hdmi.c */ |
f0f59a00 | 1511 | void intel_hdmi_init(struct drm_device *dev, i915_reg_t hdmi_reg, enum port port); |
87440425 PZ |
1512 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1513 | struct intel_connector *intel_connector); | |
1514 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
1515 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
0a478c27 ML |
1516 | struct intel_crtc_state *pipe_config, |
1517 | struct drm_connector_state *conn_state); | |
b2ccb822 | 1518 | void intel_dp_dual_mode_set_tmds_output(struct intel_hdmi *hdmi, bool enable); |
5f1aae65 PZ |
1519 | |
1520 | ||
1521 | /* intel_lvds.c */ | |
87440425 | 1522 | void intel_lvds_init(struct drm_device *dev); |
97a824e1 | 1523 | struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev); |
87440425 | 1524 | bool intel_is_dual_link_lvds(struct drm_device *dev); |
5f1aae65 PZ |
1525 | |
1526 | ||
1527 | /* intel_modes.c */ | |
1528 | int intel_connector_update_modes(struct drm_connector *connector, | |
87440425 | 1529 | struct edid *edid); |
5f1aae65 | 1530 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
87440425 PZ |
1531 | void intel_attach_force_audio_property(struct drm_connector *connector); |
1532 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
7949dd47 | 1533 | void intel_attach_aspect_ratio_property(struct drm_connector *connector); |
5f1aae65 PZ |
1534 | |
1535 | ||
1536 | /* intel_overlay.c */ | |
1ee8da6d CW |
1537 | void intel_setup_overlay(struct drm_i915_private *dev_priv); |
1538 | void intel_cleanup_overlay(struct drm_i915_private *dev_priv); | |
87440425 | 1539 | int intel_overlay_switch_off(struct intel_overlay *overlay); |
1ee8da6d CW |
1540 | int intel_overlay_put_image_ioctl(struct drm_device *dev, void *data, |
1541 | struct drm_file *file_priv); | |
1542 | int intel_overlay_attrs_ioctl(struct drm_device *dev, void *data, | |
1543 | struct drm_file *file_priv); | |
1362b776 | 1544 | void intel_overlay_reset(struct drm_i915_private *dev_priv); |
5f1aae65 PZ |
1545 | |
1546 | ||
1547 | /* intel_panel.c */ | |
87440425 | 1548 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
1549 | struct drm_display_mode *fixed_mode, |
1550 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
1551 | void intel_panel_fini(struct intel_panel *panel); |
1552 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
1553 | struct drm_display_mode *adjusted_mode); | |
1554 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1555 | struct intel_crtc_state *pipe_config, |
87440425 PZ |
1556 | int fitting_mode); |
1557 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1558 | struct intel_crtc_state *pipe_config, |
87440425 | 1559 | int fitting_mode); |
6dda730e JN |
1560 | void intel_panel_set_backlight_acpi(struct intel_connector *connector, |
1561 | u32 level, u32 max); | |
fda9ee98 CW |
1562 | int intel_panel_setup_backlight(struct drm_connector *connector, |
1563 | enum pipe pipe); | |
752aa88a JB |
1564 | void intel_panel_enable_backlight(struct intel_connector *connector); |
1565 | void intel_panel_disable_backlight(struct intel_connector *connector); | |
db31af1d | 1566 | void intel_panel_destroy_backlight(struct drm_connector *connector); |
87440425 | 1567 | enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
ec9ed197 VK |
1568 | extern struct drm_display_mode *intel_find_panel_downclock( |
1569 | struct drm_device *dev, | |
1570 | struct drm_display_mode *fixed_mode, | |
1571 | struct drm_connector *connector); | |
e63d87c0 CW |
1572 | |
1573 | #if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE) | |
1ebaa0b9 | 1574 | int intel_backlight_device_register(struct intel_connector *connector); |
e63d87c0 CW |
1575 | void intel_backlight_device_unregister(struct intel_connector *connector); |
1576 | #else /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
1ebaa0b9 CW |
1577 | static int intel_backlight_device_register(struct intel_connector *connector) |
1578 | { | |
1579 | return 0; | |
1580 | } | |
e63d87c0 CW |
1581 | static inline void intel_backlight_device_unregister(struct intel_connector *connector) |
1582 | { | |
1583 | } | |
1584 | #endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
0962c3c9 | 1585 | |
5f1aae65 | 1586 | |
0bc12bcb | 1587 | /* intel_psr.c */ |
0bc12bcb RV |
1588 | void intel_psr_enable(struct intel_dp *intel_dp); |
1589 | void intel_psr_disable(struct intel_dp *intel_dp); | |
5748b6a1 | 1590 | void intel_psr_invalidate(struct drm_i915_private *dev_priv, |
20c8838b | 1591 | unsigned frontbuffer_bits); |
5748b6a1 | 1592 | void intel_psr_flush(struct drm_i915_private *dev_priv, |
169de131 RV |
1593 | unsigned frontbuffer_bits, |
1594 | enum fb_op_origin origin); | |
0bc12bcb | 1595 | void intel_psr_init(struct drm_device *dev); |
5748b6a1 | 1596 | void intel_psr_single_frame_update(struct drm_i915_private *dev_priv, |
20c8838b | 1597 | unsigned frontbuffer_bits); |
0bc12bcb | 1598 | |
9c065a7d DV |
1599 | /* intel_runtime_pm.c */ |
1600 | int intel_power_domains_init(struct drm_i915_private *); | |
f458ebbc | 1601 | void intel_power_domains_fini(struct drm_i915_private *); |
73dfc227 ID |
1602 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume); |
1603 | void intel_power_domains_suspend(struct drm_i915_private *dev_priv); | |
d7d7c9ee ID |
1604 | void bxt_display_core_init(struct drm_i915_private *dev_priv, bool resume); |
1605 | void bxt_display_core_uninit(struct drm_i915_private *dev_priv); | |
f458ebbc | 1606 | void intel_runtime_pm_enable(struct drm_i915_private *dev_priv); |
9895ad03 DS |
1607 | const char * |
1608 | intel_display_power_domain_str(enum intel_display_power_domain domain); | |
9c065a7d | 1609 | |
f458ebbc DV |
1610 | bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, |
1611 | enum intel_display_power_domain domain); | |
1612 | bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, | |
1613 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1614 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
1615 | enum intel_display_power_domain domain); | |
09731280 ID |
1616 | bool intel_display_power_get_if_enabled(struct drm_i915_private *dev_priv, |
1617 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1618 | void intel_display_power_put(struct drm_i915_private *dev_priv, |
1619 | enum intel_display_power_domain domain); | |
da5827c3 ID |
1620 | |
1621 | static inline void | |
1622 | assert_rpm_device_not_suspended(struct drm_i915_private *dev_priv) | |
1623 | { | |
1624 | WARN_ONCE(dev_priv->pm.suspended, | |
1625 | "Device suspended during HW access\n"); | |
1626 | } | |
1627 | ||
1628 | static inline void | |
1629 | assert_rpm_wakelock_held(struct drm_i915_private *dev_priv) | |
1630 | { | |
1631 | assert_rpm_device_not_suspended(dev_priv); | |
becd9ca2 DV |
1632 | /* FIXME: Needs to be converted back to WARN_ONCE, but currently causes |
1633 | * too much noise. */ | |
1634 | if (!atomic_read(&dev_priv->pm.wakeref_count)) | |
1635 | DRM_DEBUG_DRIVER("RPM wakelock ref not held during HW access"); | |
da5827c3 ID |
1636 | } |
1637 | ||
2b19efeb ID |
1638 | static inline int |
1639 | assert_rpm_atomic_begin(struct drm_i915_private *dev_priv) | |
1640 | { | |
1641 | int seq = atomic_read(&dev_priv->pm.atomic_seq); | |
1642 | ||
1643 | assert_rpm_wakelock_held(dev_priv); | |
1644 | ||
1645 | return seq; | |
1646 | } | |
1647 | ||
1648 | static inline void | |
1649 | assert_rpm_atomic_end(struct drm_i915_private *dev_priv, int begin_seq) | |
1650 | { | |
1651 | WARN_ONCE(atomic_read(&dev_priv->pm.atomic_seq) != begin_seq, | |
1652 | "HW access outside of RPM atomic section\n"); | |
1653 | } | |
1654 | ||
1f814dac ID |
1655 | /** |
1656 | * disable_rpm_wakeref_asserts - disable the RPM assert checks | |
1657 | * @dev_priv: i915 device instance | |
1658 | * | |
1659 | * This function disable asserts that check if we hold an RPM wakelock | |
1660 | * reference, while keeping the device-not-suspended checks still enabled. | |
1661 | * It's meant to be used only in special circumstances where our rule about | |
1662 | * the wakelock refcount wrt. the device power state doesn't hold. According | |
1663 | * to this rule at any point where we access the HW or want to keep the HW in | |
1664 | * an active state we must hold an RPM wakelock reference acquired via one of | |
1665 | * the intel_runtime_pm_get() helpers. Currently there are a few special spots | |
1666 | * where this rule doesn't hold: the IRQ and suspend/resume handlers, the | |
1667 | * forcewake release timer, and the GPU RPS and hangcheck works. All other | |
1668 | * users should avoid using this function. | |
1669 | * | |
1670 | * Any calls to this function must have a symmetric call to | |
1671 | * enable_rpm_wakeref_asserts(). | |
1672 | */ | |
1673 | static inline void | |
1674 | disable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1675 | { | |
1676 | atomic_inc(&dev_priv->pm.wakeref_count); | |
1677 | } | |
1678 | ||
1679 | /** | |
1680 | * enable_rpm_wakeref_asserts - re-enable the RPM assert checks | |
1681 | * @dev_priv: i915 device instance | |
1682 | * | |
1683 | * This function re-enables the RPM assert checks after disabling them with | |
1684 | * disable_rpm_wakeref_asserts. It's meant to be used only in special | |
1685 | * circumstances otherwise its use should be avoided. | |
1686 | * | |
1687 | * Any calls to this function must have a symmetric call to | |
1688 | * disable_rpm_wakeref_asserts(). | |
1689 | */ | |
1690 | static inline void | |
1691 | enable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1692 | { | |
1693 | atomic_dec(&dev_priv->pm.wakeref_count); | |
1694 | } | |
1695 | ||
9c065a7d | 1696 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); |
09731280 | 1697 | bool intel_runtime_pm_get_if_in_use(struct drm_i915_private *dev_priv); |
9c065a7d DV |
1698 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); |
1699 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); | |
1700 | ||
d9bc89d9 DV |
1701 | void intel_display_set_init_power(struct drm_i915_private *dev, bool enable); |
1702 | ||
e0fce78f VS |
1703 | void chv_phy_powergate_lanes(struct intel_encoder *encoder, |
1704 | bool override, unsigned int mask); | |
b0b33846 VS |
1705 | bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy, |
1706 | enum dpio_channel ch, bool override); | |
e0fce78f VS |
1707 | |
1708 | ||
5f1aae65 | 1709 | /* intel_pm.c */ |
87440425 PZ |
1710 | void intel_init_clock_gating(struct drm_device *dev); |
1711 | void intel_suspend_hw(struct drm_device *dev); | |
546c81fd | 1712 | int ilk_wm_max_level(const struct drm_device *dev); |
87440425 | 1713 | void intel_update_watermarks(struct drm_crtc *crtc); |
87440425 | 1714 | void intel_init_pm(struct drm_device *dev); |
bb400da9 | 1715 | void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv); |
f742a552 | 1716 | void intel_pm_setup(struct drm_device *dev); |
87440425 PZ |
1717 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); |
1718 | void intel_gpu_ips_teardown(void); | |
dc97997a | 1719 | void intel_init_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f CW |
1720 | void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv); |
1721 | void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv); | |
dc97997a | 1722 | void intel_enable_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f | 1723 | void intel_autoenable_gt_powersave(struct drm_i915_private *dev_priv); |
dc97997a | 1724 | void intel_disable_gt_powersave(struct drm_i915_private *dev_priv); |
54b4f68f | 1725 | void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv); |
43cf3bf0 CW |
1726 | void gen6_rps_busy(struct drm_i915_private *dev_priv); |
1727 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv); | |
076e29f2 | 1728 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
1854d5ca | 1729 | void gen6_rps_boost(struct drm_i915_private *dev_priv, |
e61b9958 CW |
1730 | struct intel_rps_client *rps, |
1731 | unsigned long submitted); | |
91d14251 | 1732 | void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req); |
6eb1a681 | 1733 | void vlv_wm_get_hw_state(struct drm_device *dev); |
243e6a44 | 1734 | void ilk_wm_get_hw_state(struct drm_device *dev); |
3078999f | 1735 | void skl_wm_get_hw_state(struct drm_device *dev); |
08db6652 DL |
1736 | void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv, |
1737 | struct skl_ddb_allocation *ddb /* out */); | |
656d1b89 L |
1738 | bool skl_can_enable_sagv(struct drm_atomic_state *state); |
1739 | int skl_enable_sagv(struct drm_i915_private *dev_priv); | |
1740 | int skl_disable_sagv(struct drm_i915_private *dev_priv); | |
27082493 L |
1741 | bool skl_ddb_allocation_equals(const struct skl_ddb_allocation *old, |
1742 | const struct skl_ddb_allocation *new, | |
1743 | enum pipe pipe); | |
1744 | bool skl_ddb_allocation_overlaps(struct drm_atomic_state *state, | |
1745 | const struct skl_ddb_allocation *old, | |
1746 | const struct skl_ddb_allocation *new, | |
1747 | enum pipe pipe); | |
62e0fb88 L |
1748 | void skl_write_cursor_wm(struct intel_crtc *intel_crtc, |
1749 | const struct skl_wm_values *wm); | |
1750 | void skl_write_plane_wm(struct intel_crtc *intel_crtc, | |
1751 | const struct skl_wm_values *wm, | |
1752 | int plane); | |
8cfb3407 | 1753 | uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config); |
ed4a6a7c | 1754 | bool ilk_disable_lp_wm(struct drm_device *dev); |
dc97997a CW |
1755 | int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6); |
1756 | static inline int intel_enable_rc6(void) | |
1757 | { | |
1758 | return i915.enable_rc6; | |
1759 | } | |
72662e10 | 1760 | |
5f1aae65 | 1761 | /* intel_sdvo.c */ |
f0f59a00 VS |
1762 | bool intel_sdvo_init(struct drm_device *dev, |
1763 | i915_reg_t reg, enum port port); | |
96a02917 | 1764 | |
2b28bb1b | 1765 | |
5f1aae65 | 1766 | /* intel_sprite.c */ |
dfd2e9ab VS |
1767 | int intel_usecs_to_scanlines(const struct drm_display_mode *adjusted_mode, |
1768 | int usecs); | |
87440425 | 1769 | int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
87440425 PZ |
1770 | int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
1771 | struct drm_file *file_priv); | |
34e0adbb | 1772 | void intel_pipe_update_start(struct intel_crtc *crtc); |
51cbaf01 | 1773 | void intel_pipe_update_end(struct intel_crtc *crtc, struct intel_flip_work *work); |
5f1aae65 PZ |
1774 | |
1775 | /* intel_tv.c */ | |
87440425 | 1776 | void intel_tv_init(struct drm_device *dev); |
20ddf665 | 1777 | |
ea2c67bb | 1778 | /* intel_atomic.c */ |
2545e4a6 MR |
1779 | int intel_connector_atomic_get_property(struct drm_connector *connector, |
1780 | const struct drm_connector_state *state, | |
1781 | struct drm_property *property, | |
1782 | uint64_t *val); | |
1356837e MR |
1783 | struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc); |
1784 | void intel_crtc_destroy_state(struct drm_crtc *crtc, | |
1785 | struct drm_crtc_state *state); | |
de419ab6 ML |
1786 | struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev); |
1787 | void intel_atomic_state_clear(struct drm_atomic_state *); | |
1788 | struct intel_shared_dpll_config * | |
1789 | intel_atomic_get_shared_dpll_state(struct drm_atomic_state *s); | |
1790 | ||
10f81c19 ACO |
1791 | static inline struct intel_crtc_state * |
1792 | intel_atomic_get_crtc_state(struct drm_atomic_state *state, | |
1793 | struct intel_crtc *crtc) | |
1794 | { | |
1795 | struct drm_crtc_state *crtc_state; | |
1796 | crtc_state = drm_atomic_get_crtc_state(state, &crtc->base); | |
1797 | if (IS_ERR(crtc_state)) | |
0b6cc188 | 1798 | return ERR_CAST(crtc_state); |
10f81c19 ACO |
1799 | |
1800 | return to_intel_crtc_state(crtc_state); | |
1801 | } | |
e3bddded ML |
1802 | |
1803 | static inline struct intel_plane_state * | |
1804 | intel_atomic_get_existing_plane_state(struct drm_atomic_state *state, | |
1805 | struct intel_plane *plane) | |
1806 | { | |
1807 | struct drm_plane_state *plane_state; | |
1808 | ||
1809 | plane_state = drm_atomic_get_existing_plane_state(state, &plane->base); | |
1810 | ||
1811 | return to_intel_plane_state(plane_state); | |
1812 | } | |
1813 | ||
d03c93d4 CK |
1814 | int intel_atomic_setup_scalers(struct drm_device *dev, |
1815 | struct intel_crtc *intel_crtc, | |
1816 | struct intel_crtc_state *crtc_state); | |
5ee67f1c MR |
1817 | |
1818 | /* intel_atomic_plane.c */ | |
8e7d688b | 1819 | struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane); |
ea2c67bb MR |
1820 | struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane); |
1821 | void intel_plane_destroy_state(struct drm_plane *plane, | |
1822 | struct drm_plane_state *state); | |
1823 | extern const struct drm_plane_helper_funcs intel_plane_helper_funcs; | |
1824 | ||
8563b1e8 LL |
1825 | /* intel_color.c */ |
1826 | void intel_color_init(struct drm_crtc *crtc); | |
82cf435b | 1827 | int intel_color_check(struct drm_crtc *crtc, struct drm_crtc_state *state); |
b95c5321 ML |
1828 | void intel_color_set_csc(struct drm_crtc_state *crtc_state); |
1829 | void intel_color_load_luts(struct drm_crtc_state *crtc_state); | |
8563b1e8 | 1830 | |
79e53945 | 1831 | #endif /* __INTEL_DRV_H__ */ |