]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
23 | * IN THE SOFTWARE. | |
24 | */ | |
25 | #ifndef __INTEL_DRV_H__ | |
26 | #define __INTEL_DRV_H__ | |
27 | ||
d1d70677 | 28 | #include <linux/async.h> |
79e53945 | 29 | #include <linux/i2c.h> |
178f736a | 30 | #include <linux/hdmi.h> |
760285e7 | 31 | #include <drm/i915_drm.h> |
80824003 | 32 | #include "i915_drv.h" |
760285e7 DH |
33 | #include <drm/drm_crtc.h> |
34 | #include <drm/drm_crtc_helper.h> | |
35 | #include <drm/drm_fb_helper.h> | |
b1ba124d | 36 | #include <drm/drm_dp_dual_mode_helper.h> |
0e32b39c | 37 | #include <drm/drm_dp_mst_helper.h> |
eeca778a | 38 | #include <drm/drm_rect.h> |
10f81c19 | 39 | #include <drm/drm_atomic.h> |
913d8d11 | 40 | |
1d5bfac9 DV |
41 | /** |
42 | * _wait_for - magic (register) wait macro | |
43 | * | |
44 | * Does the right thing for modeset paths when run under kdgb or similar atomic | |
45 | * contexts. Note that it's important that we check the condition again after | |
46 | * having timed out, since the timeout could be due to preemption or similar and | |
47 | * we've never had a chance to check the condition before the timeout. | |
0351b939 TU |
48 | * |
49 | * TODO: When modesetting has fully transitioned to atomic, the below | |
50 | * drm_can_sleep() can be removed and in_atomic()/!in_atomic() asserts | |
51 | * added. | |
1d5bfac9 | 52 | */ |
3f177625 TU |
53 | #define _wait_for(COND, US, W) ({ \ |
54 | unsigned long timeout__ = jiffies + usecs_to_jiffies(US) + 1; \ | |
913d8d11 | 55 | int ret__ = 0; \ |
0206e353 | 56 | while (!(COND)) { \ |
913d8d11 | 57 | if (time_after(jiffies, timeout__)) { \ |
1d5bfac9 DV |
58 | if (!(COND)) \ |
59 | ret__ = -ETIMEDOUT; \ | |
913d8d11 CW |
60 | break; \ |
61 | } \ | |
9848de08 | 62 | if ((W) && drm_can_sleep()) { \ |
3f177625 | 63 | usleep_range((W), (W)*2); \ |
0cc2764c BW |
64 | } else { \ |
65 | cpu_relax(); \ | |
66 | } \ | |
913d8d11 CW |
67 | } \ |
68 | ret__; \ | |
69 | }) | |
70 | ||
3f177625 TU |
71 | #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 1000) |
72 | #define wait_for_us(COND, US) _wait_for((COND), (US), 1) | |
73 | ||
0351b939 TU |
74 | /* If CONFIG_PREEMPT_COUNT is disabled, in_atomic() always reports false. */ |
75 | #if defined(CONFIG_DRM_I915_DEBUG) && defined(CONFIG_PREEMPT_COUNT) | |
76 | # define _WAIT_FOR_ATOMIC_CHECK WARN_ON_ONCE(!in_atomic()) | |
77 | #else | |
78 | # define _WAIT_FOR_ATOMIC_CHECK do { } while (0) | |
79 | #endif | |
80 | ||
81 | #define _wait_for_atomic(COND, US) ({ \ | |
82 | unsigned long end__; \ | |
83 | int ret__ = 0; \ | |
84 | _WAIT_FOR_ATOMIC_CHECK; \ | |
85 | BUILD_BUG_ON((US) > 50000); \ | |
86 | end__ = (local_clock() >> 10) + (US) + 1; \ | |
87 | while (!(COND)) { \ | |
88 | if (time_after((unsigned long)(local_clock() >> 10), end__)) { \ | |
89 | /* Unlike the regular wait_for(), this atomic variant \ | |
90 | * cannot be preempted (and we'll just ignore the issue\ | |
91 | * of irq interruptions) and so we know that no time \ | |
92 | * has passed since the last check of COND and can \ | |
93 | * immediately report the timeout. \ | |
94 | */ \ | |
95 | ret__ = -ETIMEDOUT; \ | |
96 | break; \ | |
97 | } \ | |
98 | cpu_relax(); \ | |
99 | } \ | |
100 | ret__; \ | |
101 | }) | |
102 | ||
103 | #define wait_for_atomic(COND, MS) _wait_for_atomic((COND), (MS) * 1000) | |
104 | #define wait_for_atomic_us(COND, US) _wait_for_atomic((COND), (US)) | |
481b6af3 | 105 | |
49938ac4 JN |
106 | #define KHz(x) (1000 * (x)) |
107 | #define MHz(x) KHz(1000 * (x)) | |
021357ac | 108 | |
79e53945 JB |
109 | /* |
110 | * Display related stuff | |
111 | */ | |
112 | ||
113 | /* store information about an Ixxx DVO */ | |
114 | /* The i830->i865 use multiple DVOs with multiple i2cs */ | |
115 | /* the i915, i945 have a single sDVO i2c bus - which is different */ | |
116 | #define MAX_OUTPUTS 6 | |
117 | /* maximum connectors per crtcs in the mode set */ | |
79e53945 | 118 | |
4726e0b0 SK |
119 | /* Maximum cursor sizes */ |
120 | #define GEN2_CURSOR_WIDTH 64 | |
121 | #define GEN2_CURSOR_HEIGHT 64 | |
068be561 DL |
122 | #define MAX_CURSOR_WIDTH 256 |
123 | #define MAX_CURSOR_HEIGHT 256 | |
4726e0b0 | 124 | |
79e53945 JB |
125 | #define INTEL_I2C_BUS_DVO 1 |
126 | #define INTEL_I2C_BUS_SDVO 2 | |
127 | ||
128 | /* these are outputs from the chip - integrated only | |
129 | external chips are via DVO or SDVO output */ | |
6847d71b PZ |
130 | enum intel_output_type { |
131 | INTEL_OUTPUT_UNUSED = 0, | |
132 | INTEL_OUTPUT_ANALOG = 1, | |
133 | INTEL_OUTPUT_DVO = 2, | |
134 | INTEL_OUTPUT_SDVO = 3, | |
135 | INTEL_OUTPUT_LVDS = 4, | |
136 | INTEL_OUTPUT_TVOUT = 5, | |
137 | INTEL_OUTPUT_HDMI = 6, | |
138 | INTEL_OUTPUT_DISPLAYPORT = 7, | |
139 | INTEL_OUTPUT_EDP = 8, | |
140 | INTEL_OUTPUT_DSI = 9, | |
141 | INTEL_OUTPUT_UNKNOWN = 10, | |
142 | INTEL_OUTPUT_DP_MST = 11, | |
143 | }; | |
79e53945 JB |
144 | |
145 | #define INTEL_DVO_CHIP_NONE 0 | |
146 | #define INTEL_DVO_CHIP_LVDS 1 | |
147 | #define INTEL_DVO_CHIP_TMDS 2 | |
148 | #define INTEL_DVO_CHIP_TVOUT 4 | |
149 | ||
dfba2e2d SK |
150 | #define INTEL_DSI_VIDEO_MODE 0 |
151 | #define INTEL_DSI_COMMAND_MODE 1 | |
72ffa333 | 152 | |
79e53945 JB |
153 | struct intel_framebuffer { |
154 | struct drm_framebuffer base; | |
05394f39 | 155 | struct drm_i915_gem_object *obj; |
2d7a215f | 156 | struct intel_rotation_info rot_info; |
79e53945 JB |
157 | }; |
158 | ||
37811fcc CW |
159 | struct intel_fbdev { |
160 | struct drm_fb_helper helper; | |
8bcd4553 | 161 | struct intel_framebuffer *fb; |
d978ef14 | 162 | int preferred_bpp; |
37811fcc | 163 | }; |
79e53945 | 164 | |
21d40d37 | 165 | struct intel_encoder { |
4ef69c7a | 166 | struct drm_encoder base; |
9a935856 | 167 | |
6847d71b | 168 | enum intel_output_type type; |
bc079e8b | 169 | unsigned int cloneable; |
21d40d37 | 170 | void (*hot_plug)(struct intel_encoder *); |
7ae89233 | 171 | bool (*compute_config)(struct intel_encoder *, |
5cec258b | 172 | struct intel_crtc_state *); |
dafd226c | 173 | void (*pre_pll_enable)(struct intel_encoder *); |
bf49ec8c | 174 | void (*pre_enable)(struct intel_encoder *); |
ef9c3aee | 175 | void (*enable)(struct intel_encoder *); |
6cc5f341 | 176 | void (*mode_set)(struct intel_encoder *intel_encoder); |
ef9c3aee | 177 | void (*disable)(struct intel_encoder *); |
bf49ec8c | 178 | void (*post_disable)(struct intel_encoder *); |
d6db995f | 179 | void (*post_pll_disable)(struct intel_encoder *); |
f0947c37 DV |
180 | /* Read out the current hw state of this connector, returning true if |
181 | * the encoder is active. If the encoder is enabled it also set the pipe | |
182 | * it is connected to in the pipe parameter. */ | |
183 | bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe); | |
045ac3b5 | 184 | /* Reconstructs the equivalent mode flags for the current hardware |
fdafa9e2 | 185 | * state. This must be called _after_ display->get_pipe_config has |
63000ef6 XZ |
186 | * pre-filled the pipe config. Note that intel_encoder->base.crtc must |
187 | * be set correctly before calling this function. */ | |
045ac3b5 | 188 | void (*get_config)(struct intel_encoder *, |
5cec258b | 189 | struct intel_crtc_state *pipe_config); |
07f9cd0b ID |
190 | /* |
191 | * Called during system suspend after all pending requests for the | |
192 | * encoder are flushed (for example for DP AUX transactions) and | |
193 | * device interrupts are disabled. | |
194 | */ | |
195 | void (*suspend)(struct intel_encoder *); | |
f8aed700 | 196 | int crtc_mask; |
1d843f9d | 197 | enum hpd_pin hpd_pin; |
79e53945 JB |
198 | }; |
199 | ||
1d508706 | 200 | struct intel_panel { |
dd06f90e | 201 | struct drm_display_mode *fixed_mode; |
ec9ed197 | 202 | struct drm_display_mode *downclock_mode; |
4d891523 | 203 | int fitting_mode; |
58c68779 JN |
204 | |
205 | /* backlight */ | |
206 | struct { | |
c91c9f32 | 207 | bool present; |
58c68779 | 208 | u32 level; |
6dda730e | 209 | u32 min; |
7bd688cd | 210 | u32 max; |
58c68779 | 211 | bool enabled; |
636baebf JN |
212 | bool combination_mode; /* gen 2/4 only */ |
213 | bool active_low_pwm; | |
b029e66f SK |
214 | |
215 | /* PWM chip */ | |
022e4e52 SK |
216 | bool util_pin_active_low; /* bxt+ */ |
217 | u8 controller; /* bxt+ only */ | |
b029e66f SK |
218 | struct pwm_device *pwm; |
219 | ||
58c68779 | 220 | struct backlight_device *device; |
ab656bb9 | 221 | |
5507faeb JN |
222 | /* Connector and platform specific backlight functions */ |
223 | int (*setup)(struct intel_connector *connector, enum pipe pipe); | |
224 | uint32_t (*get)(struct intel_connector *connector); | |
225 | void (*set)(struct intel_connector *connector, uint32_t level); | |
226 | void (*disable)(struct intel_connector *connector); | |
227 | void (*enable)(struct intel_connector *connector); | |
228 | uint32_t (*hz_to_pwm)(struct intel_connector *connector, | |
229 | uint32_t hz); | |
230 | void (*power)(struct intel_connector *, bool enable); | |
231 | } backlight; | |
1d508706 JN |
232 | }; |
233 | ||
5daa55eb ZW |
234 | struct intel_connector { |
235 | struct drm_connector base; | |
9a935856 DV |
236 | /* |
237 | * The fixed encoder this connector is connected to. | |
238 | */ | |
df0e9248 | 239 | struct intel_encoder *encoder; |
9a935856 | 240 | |
f0947c37 DV |
241 | /* Reads out the current hw, returning true if the connector is enabled |
242 | * and active (i.e. dpms ON state). */ | |
243 | bool (*get_hw_state)(struct intel_connector *); | |
1d508706 | 244 | |
4932e2c3 ID |
245 | /* |
246 | * Removes all interfaces through which the connector is accessible | |
247 | * - like sysfs, debugfs entries -, so that no new operations can be | |
248 | * started on the connector. Also makes sure all currently pending | |
249 | * operations finish before returing. | |
250 | */ | |
251 | void (*unregister)(struct intel_connector *); | |
252 | ||
1d508706 JN |
253 | /* Panel info for eDP and LVDS */ |
254 | struct intel_panel panel; | |
9cd300e0 JN |
255 | |
256 | /* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */ | |
257 | struct edid *edid; | |
beb60608 | 258 | struct edid *detect_edid; |
821450c6 EE |
259 | |
260 | /* since POLL and HPD connectors may use the same HPD line keep the native | |
261 | state of connector->polled in case hotplug storm detection changes it */ | |
262 | u8 polled; | |
0e32b39c DA |
263 | |
264 | void *port; /* store this opaque as its illegal to dereference it */ | |
265 | ||
266 | struct intel_dp *mst_port; | |
5daa55eb ZW |
267 | }; |
268 | ||
9e2c8475 | 269 | struct dpll { |
80ad9206 VS |
270 | /* given values */ |
271 | int n; | |
272 | int m1, m2; | |
273 | int p1, p2; | |
274 | /* derived values */ | |
275 | int dot; | |
276 | int vco; | |
277 | int m; | |
278 | int p; | |
9e2c8475 | 279 | }; |
80ad9206 | 280 | |
de419ab6 ML |
281 | struct intel_atomic_state { |
282 | struct drm_atomic_state base; | |
283 | ||
27c329ed | 284 | unsigned int cdclk; |
565602d7 | 285 | |
1a617b77 ML |
286 | /* |
287 | * Calculated device cdclk, can be different from cdclk | |
288 | * only when all crtc's are DPMS off. | |
289 | */ | |
290 | unsigned int dev_cdclk; | |
291 | ||
565602d7 ML |
292 | bool dpll_set, modeset; |
293 | ||
8b4a7d05 MR |
294 | /* |
295 | * Does this transaction change the pipes that are active? This mask | |
296 | * tracks which CRTC's have changed their active state at the end of | |
297 | * the transaction (not counting the temporary disable during modesets). | |
298 | * This mask should only be non-zero when intel_state->modeset is true, | |
299 | * but the converse is not necessarily true; simply changing a mode may | |
300 | * not flip the final active status of any CRTC's | |
301 | */ | |
302 | unsigned int active_pipe_changes; | |
303 | ||
565602d7 ML |
304 | unsigned int active_crtcs; |
305 | unsigned int min_pixclk[I915_MAX_PIPES]; | |
306 | ||
c89e39f3 CT |
307 | /* SKL/KBL Only */ |
308 | unsigned int cdclk_pll_vco; | |
309 | ||
de419ab6 | 310 | struct intel_shared_dpll_config shared_dpll[I915_NUM_PLLS]; |
ed4a6a7c MR |
311 | |
312 | /* | |
313 | * Current watermarks can't be trusted during hardware readout, so | |
314 | * don't bother calculating intermediate watermarks. | |
315 | */ | |
316 | bool skip_intermediate_wm; | |
98d39494 MR |
317 | |
318 | /* Gen9+ only */ | |
734fa01f | 319 | struct skl_wm_values wm_results; |
de419ab6 ML |
320 | }; |
321 | ||
eeca778a | 322 | struct intel_plane_state { |
2b875c22 | 323 | struct drm_plane_state base; |
eeca778a GP |
324 | struct drm_rect src; |
325 | struct drm_rect dst; | |
326 | struct drm_rect clip; | |
eeca778a | 327 | bool visible; |
32b7eeec | 328 | |
be41e336 CK |
329 | /* |
330 | * scaler_id | |
331 | * = -1 : not using a scaler | |
332 | * >= 0 : using a scalers | |
333 | * | |
334 | * plane requiring a scaler: | |
335 | * - During check_plane, its bit is set in | |
336 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 337 | * update_scaler_plane. |
be41e336 CK |
338 | * - scaler_id indicates the scaler it got assigned. |
339 | * | |
340 | * plane doesn't require a scaler: | |
341 | * - this can happen when scaling is no more required or plane simply | |
342 | * got disabled. | |
343 | * - During check_plane, corresponding bit is reset in | |
344 | * crtc_state->scaler_state.scaler_users by calling helper function | |
86adf9d7 | 345 | * update_scaler_plane. |
be41e336 CK |
346 | */ |
347 | int scaler_id; | |
818ed961 ML |
348 | |
349 | struct drm_intel_sprite_colorkey ckey; | |
7580d774 ML |
350 | |
351 | /* async flip related structures */ | |
352 | struct drm_i915_gem_request *wait_req; | |
eeca778a GP |
353 | }; |
354 | ||
5724dbd1 | 355 | struct intel_initial_plane_config { |
2d14030b | 356 | struct intel_framebuffer *fb; |
49af449b | 357 | unsigned int tiling; |
46f297fb JB |
358 | int size; |
359 | u32 base; | |
360 | }; | |
361 | ||
be41e336 CK |
362 | #define SKL_MIN_SRC_W 8 |
363 | #define SKL_MAX_SRC_W 4096 | |
364 | #define SKL_MIN_SRC_H 8 | |
6156a456 | 365 | #define SKL_MAX_SRC_H 4096 |
be41e336 CK |
366 | #define SKL_MIN_DST_W 8 |
367 | #define SKL_MAX_DST_W 4096 | |
368 | #define SKL_MIN_DST_H 8 | |
6156a456 | 369 | #define SKL_MAX_DST_H 4096 |
be41e336 CK |
370 | |
371 | struct intel_scaler { | |
be41e336 CK |
372 | int in_use; |
373 | uint32_t mode; | |
374 | }; | |
375 | ||
376 | struct intel_crtc_scaler_state { | |
377 | #define SKL_NUM_SCALERS 2 | |
378 | struct intel_scaler scalers[SKL_NUM_SCALERS]; | |
379 | ||
380 | /* | |
381 | * scaler_users: keeps track of users requesting scalers on this crtc. | |
382 | * | |
383 | * If a bit is set, a user is using a scaler. | |
384 | * Here user can be a plane or crtc as defined below: | |
385 | * bits 0-30 - plane (bit position is index from drm_plane_index) | |
386 | * bit 31 - crtc | |
387 | * | |
388 | * Instead of creating a new index to cover planes and crtc, using | |
389 | * existing drm_plane_index for planes which is well less than 31 | |
390 | * planes and bit 31 for crtc. This should be fine to cover all | |
391 | * our platforms. | |
392 | * | |
393 | * intel_atomic_setup_scalers will setup available scalers to users | |
394 | * requesting scalers. It will gracefully fail if request exceeds | |
395 | * avilability. | |
396 | */ | |
397 | #define SKL_CRTC_INDEX 31 | |
398 | unsigned scaler_users; | |
399 | ||
400 | /* scaler used by crtc for panel fitting purpose */ | |
401 | int scaler_id; | |
402 | }; | |
403 | ||
1ed51de9 DV |
404 | /* drm_mode->private_flags */ |
405 | #define I915_MODE_FLAG_INHERITED 1 | |
406 | ||
4e0963c7 MR |
407 | struct intel_pipe_wm { |
408 | struct intel_wm_level wm[5]; | |
71f0a626 | 409 | struct intel_wm_level raw_wm[5]; |
4e0963c7 MR |
410 | uint32_t linetime; |
411 | bool fbc_wm_enabled; | |
412 | bool pipe_enabled; | |
413 | bool sprites_enabled; | |
414 | bool sprites_scaled; | |
415 | }; | |
416 | ||
417 | struct skl_pipe_wm { | |
418 | struct skl_wm_level wm[8]; | |
419 | struct skl_wm_level trans_wm; | |
420 | uint32_t linetime; | |
421 | }; | |
422 | ||
e8f1f02e MR |
423 | struct intel_crtc_wm_state { |
424 | union { | |
425 | struct { | |
426 | /* | |
427 | * Intermediate watermarks; these can be | |
428 | * programmed immediately since they satisfy | |
429 | * both the current configuration we're | |
430 | * switching away from and the new | |
431 | * configuration we're switching to. | |
432 | */ | |
433 | struct intel_pipe_wm intermediate; | |
434 | ||
435 | /* | |
436 | * Optimal watermarks, programmed post-vblank | |
437 | * when this state is committed. | |
438 | */ | |
439 | struct intel_pipe_wm optimal; | |
440 | } ilk; | |
441 | ||
442 | struct { | |
443 | /* gen9+ only needs 1-step wm programming */ | |
444 | struct skl_pipe_wm optimal; | |
a1de91e5 MR |
445 | |
446 | /* cached plane data rate */ | |
447 | unsigned plane_data_rate[I915_MAX_PLANES]; | |
448 | unsigned plane_y_data_rate[I915_MAX_PLANES]; | |
86a2100a MR |
449 | |
450 | /* minimum block allocation */ | |
451 | uint16_t minimum_blocks[I915_MAX_PLANES]; | |
452 | uint16_t minimum_y_blocks[I915_MAX_PLANES]; | |
e8f1f02e MR |
453 | } skl; |
454 | }; | |
455 | ||
456 | /* | |
457 | * Platforms with two-step watermark programming will need to | |
458 | * update watermark programming post-vblank to switch from the | |
459 | * safe intermediate watermarks to the optimal final | |
460 | * watermarks. | |
461 | */ | |
462 | bool need_postvbl_update; | |
463 | }; | |
464 | ||
5cec258b | 465 | struct intel_crtc_state { |
2d112de7 ACO |
466 | struct drm_crtc_state base; |
467 | ||
bb760063 DV |
468 | /** |
469 | * quirks - bitfield with hw state readout quirks | |
470 | * | |
471 | * For various reasons the hw state readout code might not be able to | |
472 | * completely faithfully read out the current state. These cases are | |
473 | * tracked with quirk flags so that fastboot and state checker can act | |
474 | * accordingly. | |
475 | */ | |
9953599b | 476 | #define PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS (1<<0) /* unreliable sync mode.flags */ |
bb760063 DV |
477 | unsigned long quirks; |
478 | ||
cd202f69 | 479 | unsigned fb_bits; /* framebuffers to flip */ |
ab1d3a0e ML |
480 | bool update_pipe; /* can a fast modeset be performed? */ |
481 | bool disable_cxsr; | |
caed361d | 482 | bool update_wm_pre, update_wm_post; /* watermarks are updated */ |
e8861675 | 483 | bool fb_changed; /* fb on any of the planes is changed */ |
bfd16b2a | 484 | |
37327abd VS |
485 | /* Pipe source size (ie. panel fitter input size) |
486 | * All planes will be positioned inside this space, | |
487 | * and get clipped at the edges. */ | |
488 | int pipe_src_w, pipe_src_h; | |
489 | ||
5bfe2ac0 DV |
490 | /* Whether to set up the PCH/FDI. Note that we never allow sharing |
491 | * between pch encoders and cpu encoders. */ | |
492 | bool has_pch_encoder; | |
50f3b016 | 493 | |
e43823ec JB |
494 | /* Are we sending infoframes on the attached port */ |
495 | bool has_infoframe; | |
496 | ||
3b117c8f | 497 | /* CPU Transcoder for the pipe. Currently this can only differ from the |
4d1de975 JN |
498 | * pipe on Haswell and later (where we have a special eDP transcoder) |
499 | * and Broxton (where we have special DSI transcoders). */ | |
3b117c8f DV |
500 | enum transcoder cpu_transcoder; |
501 | ||
50f3b016 DV |
502 | /* |
503 | * Use reduced/limited/broadcast rbg range, compressing from the full | |
504 | * range fed into the crtcs. | |
505 | */ | |
506 | bool limited_color_range; | |
507 | ||
03afc4a2 DV |
508 | /* DP has a bunch of special case unfortunately, so mark the pipe |
509 | * accordingly. */ | |
510 | bool has_dp_encoder; | |
d8b32247 | 511 | |
a65347ba JN |
512 | /* DSI has special cases */ |
513 | bool has_dsi_encoder; | |
514 | ||
6897b4b5 DV |
515 | /* Whether we should send NULL infoframes. Required for audio. */ |
516 | bool has_hdmi_sink; | |
517 | ||
9ed109a7 DV |
518 | /* Audio enabled on this pipe. Only valid if either has_hdmi_sink or |
519 | * has_dp_encoder is set. */ | |
520 | bool has_audio; | |
521 | ||
d8b32247 DV |
522 | /* |
523 | * Enable dithering, used when the selected pipe bpp doesn't match the | |
524 | * plane bpp. | |
525 | */ | |
965e0c48 | 526 | bool dither; |
f47709a9 DV |
527 | |
528 | /* Controls for the clock computation, to override various stages. */ | |
529 | bool clock_set; | |
530 | ||
09ede541 DV |
531 | /* SDVO TV has a bunch of special case. To make multifunction encoders |
532 | * work correctly, we need to track this at runtime.*/ | |
533 | bool sdvo_tv_clock; | |
534 | ||
e29c22c0 DV |
535 | /* |
536 | * crtc bandwidth limit, don't increase pipe bpp or clock if not really | |
537 | * required. This is set in the 2nd loop of calling encoder's | |
538 | * ->compute_config if the first pick doesn't work out. | |
539 | */ | |
540 | bool bw_constrained; | |
541 | ||
f47709a9 DV |
542 | /* Settings for the intel dpll used on pretty much everything but |
543 | * haswell. */ | |
80ad9206 | 544 | struct dpll dpll; |
f47709a9 | 545 | |
8106ddbd ACO |
546 | /* Selected dpll when shared or NULL. */ |
547 | struct intel_shared_dpll *shared_dpll; | |
a43f6e0f | 548 | |
96b7dfb7 S |
549 | /* |
550 | * - PORT_CLK_SEL for DDI ports on HSW/BDW. | |
551 | * - enum skl_dpll on SKL | |
552 | */ | |
de7cfc63 DV |
553 | uint32_t ddi_pll_sel; |
554 | ||
66e985c0 DV |
555 | /* Actual register state of the dpll, for shared dpll cross-checking. */ |
556 | struct intel_dpll_hw_state dpll_hw_state; | |
557 | ||
47eacbab VS |
558 | /* DSI PLL registers */ |
559 | struct { | |
560 | u32 ctrl, div; | |
561 | } dsi_pll; | |
562 | ||
965e0c48 | 563 | int pipe_bpp; |
6cf86a5e | 564 | struct intel_link_m_n dp_m_n; |
ff9a6750 | 565 | |
439d7ac0 PB |
566 | /* m2_n2 for eDP downclock */ |
567 | struct intel_link_m_n dp_m2_n2; | |
f769cd24 | 568 | bool has_drrs; |
439d7ac0 | 569 | |
ff9a6750 DV |
570 | /* |
571 | * Frequence the dpll for the port should run at. Differs from the | |
3c52f4eb VS |
572 | * adjusted dotclock e.g. for DP or 12bpc hdmi mode. This is also |
573 | * already multiplied by pixel_multiplier. | |
df92b1e6 | 574 | */ |
ff9a6750 DV |
575 | int port_clock; |
576 | ||
6cc5f341 DV |
577 | /* Used by SDVO (and if we ever fix it, HDMI). */ |
578 | unsigned pixel_multiplier; | |
2dd24552 | 579 | |
90a6b7b0 VS |
580 | uint8_t lane_count; |
581 | ||
95a7a2ae ID |
582 | /* |
583 | * Used by platforms having DP/HDMI PHY with programmable lane | |
584 | * latency optimization. | |
585 | */ | |
586 | uint8_t lane_lat_optim_mask; | |
587 | ||
2dd24552 | 588 | /* Panel fitter controls for gen2-gen4 + VLV */ |
b074cec8 JB |
589 | struct { |
590 | u32 control; | |
591 | u32 pgm_ratios; | |
68fc8742 | 592 | u32 lvds_border_bits; |
b074cec8 JB |
593 | } gmch_pfit; |
594 | ||
595 | /* Panel fitter placement and size for Ironlake+ */ | |
596 | struct { | |
597 | u32 pos; | |
598 | u32 size; | |
fd4daa9c | 599 | bool enabled; |
fabf6e51 | 600 | bool force_thru; |
b074cec8 | 601 | } pch_pfit; |
33d29b14 | 602 | |
ca3a0ff8 | 603 | /* FDI configuration, only valid if has_pch_encoder is set. */ |
33d29b14 | 604 | int fdi_lanes; |
ca3a0ff8 | 605 | struct intel_link_m_n fdi_m_n; |
42db64ef PZ |
606 | |
607 | bool ips_enabled; | |
cf532bb2 | 608 | |
f51be2e0 PZ |
609 | bool enable_fbc; |
610 | ||
cf532bb2 | 611 | bool double_wide; |
0e32b39c DA |
612 | |
613 | bool dp_encoder_is_mst; | |
614 | int pbn; | |
be41e336 CK |
615 | |
616 | struct intel_crtc_scaler_state scaler_state; | |
99d736a2 ML |
617 | |
618 | /* w/a for waiting 2 vblanks during crtc enable */ | |
619 | enum pipe hsw_workaround_pipe; | |
d21fbe87 MR |
620 | |
621 | /* IVB sprite scaling w/a (WaCxSRDisabledForSpriteScaling:ivb) */ | |
622 | bool disable_lp_wm; | |
4e0963c7 | 623 | |
e8f1f02e | 624 | struct intel_crtc_wm_state wm; |
05dc698c LL |
625 | |
626 | /* Gamma mode programmed on the pipe */ | |
627 | uint32_t gamma_mode; | |
b8cecdf5 DV |
628 | }; |
629 | ||
262cd2e1 VS |
630 | struct vlv_wm_state { |
631 | struct vlv_pipe_wm wm[3]; | |
632 | struct vlv_sr_wm sr[3]; | |
633 | uint8_t num_active_planes; | |
634 | uint8_t num_levels; | |
635 | uint8_t level; | |
636 | bool cxsr; | |
637 | }; | |
638 | ||
79e53945 JB |
639 | struct intel_crtc { |
640 | struct drm_crtc base; | |
80824003 JB |
641 | enum pipe pipe; |
642 | enum plane plane; | |
79e53945 | 643 | u8 lut_r[256], lut_g[256], lut_b[256]; |
08a48469 DV |
644 | /* |
645 | * Whether the crtc and the connected output pipeline is active. Implies | |
646 | * that crtc->enabled is set, i.e. the current mode configuration has | |
647 | * some outputs connected to this crtc. | |
08a48469 DV |
648 | */ |
649 | bool active; | |
6efdf354 | 650 | unsigned long enabled_power_domains; |
652c393a | 651 | bool lowfreq_avail; |
02e792fb | 652 | struct intel_overlay *overlay; |
5a21b665 | 653 | struct intel_flip_work *flip_work; |
cda4b7d3 | 654 | |
b4a98e57 CW |
655 | atomic_t unpin_work_count; |
656 | ||
e506a0c6 DV |
657 | /* Display surface base address adjustement for pageflips. Note that on |
658 | * gen4+ this only adjusts up to a tile, offsets within a tile are | |
659 | * handled in the hw itself (with the TILEOFF register). */ | |
54ea9da8 | 660 | u32 dspaddr_offset; |
2db3366b PZ |
661 | int adjusted_x; |
662 | int adjusted_y; | |
e506a0c6 | 663 | |
cda4b7d3 | 664 | uint32_t cursor_addr; |
4b0e333e | 665 | uint32_t cursor_cntl; |
dc41c154 | 666 | uint32_t cursor_size; |
4b0e333e | 667 | uint32_t cursor_base; |
4b645f14 | 668 | |
6e3c9717 | 669 | struct intel_crtc_state *config; |
b8cecdf5 | 670 | |
5a21b665 DV |
671 | /* reset counter value when the last flip was submitted */ |
672 | unsigned int reset_counter; | |
673 | ||
8664281b PZ |
674 | /* Access to these should be protected by dev_priv->irq_lock. */ |
675 | bool cpu_fifo_underrun_disabled; | |
676 | bool pch_fifo_underrun_disabled; | |
0b2ae6d7 VS |
677 | |
678 | /* per-pipe watermark state */ | |
679 | struct { | |
680 | /* watermarks currently being used */ | |
4e0963c7 MR |
681 | union { |
682 | struct intel_pipe_wm ilk; | |
683 | struct skl_pipe_wm skl; | |
684 | } active; | |
ed4a6a7c | 685 | |
852eb00d VS |
686 | /* allow CxSR on this pipe */ |
687 | bool cxsr_allowed; | |
0b2ae6d7 | 688 | } wm; |
8d7849db | 689 | |
80715b2f | 690 | int scanline_offset; |
32b7eeec | 691 | |
eb120ef6 JB |
692 | struct { |
693 | unsigned start_vbl_count; | |
694 | ktime_t start_vbl_time; | |
695 | int min_vbl, max_vbl; | |
696 | int scanline_start; | |
697 | } debug; | |
85a62bf9 | 698 | |
be41e336 CK |
699 | /* scalers available on this crtc */ |
700 | int num_scalers; | |
262cd2e1 VS |
701 | |
702 | struct vlv_wm_state wm_state; | |
79e53945 JB |
703 | }; |
704 | ||
c35426d2 VS |
705 | struct intel_plane_wm_parameters { |
706 | uint32_t horiz_pixels; | |
ed57cb8a | 707 | uint32_t vert_pixels; |
2cd601c6 CK |
708 | /* |
709 | * For packed pixel formats: | |
710 | * bytes_per_pixel - holds bytes per pixel | |
711 | * For planar pixel formats: | |
712 | * bytes_per_pixel - holds bytes per pixel for uv-plane | |
713 | * y_bytes_per_pixel - holds bytes per pixel for y-plane | |
714 | */ | |
c35426d2 | 715 | uint8_t bytes_per_pixel; |
2cd601c6 | 716 | uint8_t y_bytes_per_pixel; |
c35426d2 VS |
717 | bool enabled; |
718 | bool scaled; | |
0fda6568 | 719 | u64 tiling; |
1fc0a8f7 | 720 | unsigned int rotation; |
6eb1a681 | 721 | uint16_t fifo_size; |
c35426d2 VS |
722 | }; |
723 | ||
b840d907 JB |
724 | struct intel_plane { |
725 | struct drm_plane base; | |
7f1f3851 | 726 | int plane; |
b840d907 | 727 | enum pipe pipe; |
2d354c34 | 728 | bool can_scale; |
b840d907 | 729 | int max_downscale; |
a9ff8714 | 730 | uint32_t frontbuffer_bit; |
526682e9 PZ |
731 | |
732 | /* Since we need to change the watermarks before/after | |
733 | * enabling/disabling the planes, we need to store the parameters here | |
734 | * as the other pieces of the struct may not reflect the values we want | |
735 | * for the watermark calculations. Currently only Haswell uses this. | |
736 | */ | |
c35426d2 | 737 | struct intel_plane_wm_parameters wm; |
526682e9 | 738 | |
8e7d688b MR |
739 | /* |
740 | * NOTE: Do not place new plane state fields here (e.g., when adding | |
741 | * new plane properties). New runtime state should now be placed in | |
2fde1391 | 742 | * the intel_plane_state structure and accessed via plane_state. |
8e7d688b MR |
743 | */ |
744 | ||
b840d907 | 745 | void (*update_plane)(struct drm_plane *plane, |
2fde1391 ML |
746 | const struct intel_crtc_state *crtc_state, |
747 | const struct intel_plane_state *plane_state); | |
b39d53f6 | 748 | void (*disable_plane)(struct drm_plane *plane, |
7fabf5ef | 749 | struct drm_crtc *crtc); |
c59cb179 | 750 | int (*check_plane)(struct drm_plane *plane, |
061e4b8d | 751 | struct intel_crtc_state *crtc_state, |
c59cb179 | 752 | struct intel_plane_state *state); |
b840d907 JB |
753 | }; |
754 | ||
b445e3b0 ED |
755 | struct intel_watermark_params { |
756 | unsigned long fifo_size; | |
757 | unsigned long max_wm; | |
758 | unsigned long default_wm; | |
759 | unsigned long guard_size; | |
760 | unsigned long cacheline_size; | |
761 | }; | |
762 | ||
763 | struct cxsr_latency { | |
764 | int is_desktop; | |
765 | int is_ddr3; | |
766 | unsigned long fsb_freq; | |
767 | unsigned long mem_freq; | |
768 | unsigned long display_sr; | |
769 | unsigned long display_hpll_disable; | |
770 | unsigned long cursor_sr; | |
771 | unsigned long cursor_hpll_disable; | |
772 | }; | |
773 | ||
de419ab6 | 774 | #define to_intel_atomic_state(x) container_of(x, struct intel_atomic_state, base) |
79e53945 | 775 | #define to_intel_crtc(x) container_of(x, struct intel_crtc, base) |
10f81c19 | 776 | #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, base) |
5daa55eb | 777 | #define to_intel_connector(x) container_of(x, struct intel_connector, base) |
4ef69c7a | 778 | #define to_intel_encoder(x) container_of(x, struct intel_encoder, base) |
79e53945 | 779 | #define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base) |
b840d907 | 780 | #define to_intel_plane(x) container_of(x, struct intel_plane, base) |
ea2c67bb | 781 | #define to_intel_plane_state(x) container_of(x, struct intel_plane_state, base) |
155e6369 | 782 | #define intel_fb_obj(x) (x ? to_intel_framebuffer(x)->obj : NULL) |
79e53945 | 783 | |
f5bbfca3 | 784 | struct intel_hdmi { |
f0f59a00 | 785 | i915_reg_t hdmi_reg; |
f5bbfca3 | 786 | int ddc_bus; |
b1ba124d VS |
787 | struct { |
788 | enum drm_dp_dual_mode_type type; | |
789 | int max_tmds_clock; | |
790 | } dp_dual_mode; | |
0f2a2a75 | 791 | bool limited_color_range; |
55bc60db | 792 | bool color_range_auto; |
f5bbfca3 ED |
793 | bool has_hdmi_sink; |
794 | bool has_audio; | |
795 | enum hdmi_force_audio force_audio; | |
abedc077 | 796 | bool rgb_quant_range_selectable; |
94a11ddc | 797 | enum hdmi_picture_aspect aspect_ratio; |
d8b4c43a | 798 | struct intel_connector *attached_connector; |
f5bbfca3 | 799 | void (*write_infoframe)(struct drm_encoder *encoder, |
178f736a | 800 | enum hdmi_infoframe_type type, |
fff63867 | 801 | const void *frame, ssize_t len); |
687f4d06 | 802 | void (*set_infoframes)(struct drm_encoder *encoder, |
6897b4b5 | 803 | bool enable, |
7c5f93b0 | 804 | const struct drm_display_mode *adjusted_mode); |
cda0aaaf VS |
805 | bool (*infoframe_enabled)(struct drm_encoder *encoder, |
806 | const struct intel_crtc_state *pipe_config); | |
f5bbfca3 ED |
807 | }; |
808 | ||
0e32b39c | 809 | struct intel_dp_mst_encoder; |
b091cd92 | 810 | #define DP_MAX_DOWNSTREAM_PORTS 0x10 |
54d63ca6 | 811 | |
fe3cd48d R |
812 | /* |
813 | * enum link_m_n_set: | |
814 | * When platform provides two set of M_N registers for dp, we can | |
815 | * program them and switch between them incase of DRRS. | |
816 | * But When only one such register is provided, we have to program the | |
817 | * required divider value on that registers itself based on the DRRS state. | |
818 | * | |
819 | * M1_N1 : Program dp_m_n on M1_N1 registers | |
820 | * dp_m2_n2 on M2_N2 registers (If supported) | |
821 | * | |
822 | * M2_N2 : Program dp_m2_n2 on M1_N1 registers | |
823 | * M2_N2 registers are not supported | |
824 | */ | |
825 | ||
826 | enum link_m_n_set { | |
827 | /* Sets the m1_n1 and m2_n2 */ | |
828 | M1_N1 = 0, | |
829 | M2_N2 | |
830 | }; | |
831 | ||
54d63ca6 | 832 | struct intel_dp { |
f0f59a00 VS |
833 | i915_reg_t output_reg; |
834 | i915_reg_t aux_ch_ctl_reg; | |
835 | i915_reg_t aux_ch_data_reg[5]; | |
54d63ca6 | 836 | uint32_t DP; |
901c2daf VS |
837 | int link_rate; |
838 | uint8_t lane_count; | |
30d9aa42 | 839 | uint8_t sink_count; |
54d63ca6 | 840 | bool has_audio; |
7d23e3c3 | 841 | bool detect_done; |
54d63ca6 | 842 | enum hdmi_force_audio force_audio; |
0f2a2a75 | 843 | bool limited_color_range; |
55bc60db | 844 | bool color_range_auto; |
54d63ca6 | 845 | uint8_t dpcd[DP_RECEIVER_CAP_SIZE]; |
2293bb5c | 846 | uint8_t psr_dpcd[EDP_PSR_RECEIVER_CAP_SIZE]; |
b091cd92 | 847 | uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS]; |
86ee27b5 | 848 | uint8_t edp_dpcd[EDP_DISPLAY_CTL_CAP_SIZE]; |
94ca719e VS |
849 | /* sink rates as reported by DP_SUPPORTED_LINK_RATES */ |
850 | uint8_t num_sink_rates; | |
851 | int sink_rates[DP_MAX_SUPPORTED_RATES]; | |
9d1a1031 | 852 | struct drm_dp_aux aux; |
54d63ca6 SK |
853 | uint8_t train_set[4]; |
854 | int panel_power_up_delay; | |
855 | int panel_power_down_delay; | |
856 | int panel_power_cycle_delay; | |
857 | int backlight_on_delay; | |
858 | int backlight_off_delay; | |
54d63ca6 SK |
859 | struct delayed_work panel_vdd_work; |
860 | bool want_panel_vdd; | |
dce56b3c PZ |
861 | unsigned long last_power_on; |
862 | unsigned long last_backlight_off; | |
d28d4731 | 863 | ktime_t panel_power_off_time; |
5d42f82a | 864 | |
01527b31 CT |
865 | struct notifier_block edp_notifier; |
866 | ||
a4a5d2f8 VS |
867 | /* |
868 | * Pipe whose power sequencer is currently locked into | |
869 | * this port. Only relevant on VLV/CHV. | |
870 | */ | |
871 | enum pipe pps_pipe; | |
36b5f425 | 872 | struct edp_power_seq pps_delays; |
a4a5d2f8 | 873 | |
0e32b39c DA |
874 | bool can_mst; /* this port supports mst */ |
875 | bool is_mst; | |
876 | int active_mst_links; | |
877 | /* connector directly attached - won't be use for modeset in mst world */ | |
dd06f90e | 878 | struct intel_connector *attached_connector; |
ec5b01dd | 879 | |
0e32b39c DA |
880 | /* mst connector list */ |
881 | struct intel_dp_mst_encoder *mst_encoders[I915_MAX_PIPES]; | |
882 | struct drm_dp_mst_topology_mgr mst_mgr; | |
883 | ||
ec5b01dd | 884 | uint32_t (*get_aux_clock_divider)(struct intel_dp *dp, int index); |
153b1100 DL |
885 | /* |
886 | * This function returns the value we have to program the AUX_CTL | |
887 | * register with to kick off an AUX transaction. | |
888 | */ | |
889 | uint32_t (*get_aux_send_ctl)(struct intel_dp *dp, | |
890 | bool has_aux_irq, | |
891 | int send_bytes, | |
892 | uint32_t aux_clock_divider); | |
ad64217b ACO |
893 | |
894 | /* This is called before a link training is starterd */ | |
895 | void (*prepare_link_retrain)(struct intel_dp *intel_dp); | |
896 | ||
c5d5ab7a TP |
897 | /* Displayport compliance testing */ |
898 | unsigned long compliance_test_type; | |
559be30c TP |
899 | unsigned long compliance_test_data; |
900 | bool compliance_test_active; | |
54d63ca6 SK |
901 | }; |
902 | ||
da63a9f2 PZ |
903 | struct intel_digital_port { |
904 | struct intel_encoder base; | |
174edf1f | 905 | enum port port; |
bcf53de4 | 906 | u32 saved_port_bits; |
da63a9f2 PZ |
907 | struct intel_dp dp; |
908 | struct intel_hdmi hdmi; | |
b2c5c181 | 909 | enum irqreturn (*hpd_pulse)(struct intel_digital_port *, bool); |
b0b33846 | 910 | bool release_cl2_override; |
ccb1a831 | 911 | uint8_t max_lanes; |
cae666ce TI |
912 | /* for communication with audio component; protected by av_mutex */ |
913 | const struct drm_connector *audio_connector; | |
da63a9f2 PZ |
914 | }; |
915 | ||
0e32b39c DA |
916 | struct intel_dp_mst_encoder { |
917 | struct intel_encoder base; | |
918 | enum pipe pipe; | |
919 | struct intel_digital_port *primary; | |
0552f765 | 920 | struct intel_connector *connector; |
0e32b39c DA |
921 | }; |
922 | ||
65d64cc5 | 923 | static inline enum dpio_channel |
89b667f8 JB |
924 | vlv_dport_to_channel(struct intel_digital_port *dport) |
925 | { | |
926 | switch (dport->port) { | |
927 | case PORT_B: | |
00fc31b7 | 928 | case PORT_D: |
e4607fcf | 929 | return DPIO_CH0; |
89b667f8 | 930 | case PORT_C: |
e4607fcf | 931 | return DPIO_CH1; |
89b667f8 JB |
932 | default: |
933 | BUG(); | |
934 | } | |
935 | } | |
936 | ||
65d64cc5 VS |
937 | static inline enum dpio_phy |
938 | vlv_dport_to_phy(struct intel_digital_port *dport) | |
939 | { | |
940 | switch (dport->port) { | |
941 | case PORT_B: | |
942 | case PORT_C: | |
943 | return DPIO_PHY0; | |
944 | case PORT_D: | |
945 | return DPIO_PHY1; | |
946 | default: | |
947 | BUG(); | |
948 | } | |
949 | } | |
950 | ||
951 | static inline enum dpio_channel | |
eb69b0e5 CML |
952 | vlv_pipe_to_channel(enum pipe pipe) |
953 | { | |
954 | switch (pipe) { | |
955 | case PIPE_A: | |
956 | case PIPE_C: | |
957 | return DPIO_CH0; | |
958 | case PIPE_B: | |
959 | return DPIO_CH1; | |
960 | default: | |
961 | BUG(); | |
962 | } | |
963 | } | |
964 | ||
f875c15a CW |
965 | static inline struct drm_crtc * |
966 | intel_get_crtc_for_pipe(struct drm_device *dev, int pipe) | |
967 | { | |
968 | struct drm_i915_private *dev_priv = dev->dev_private; | |
969 | return dev_priv->pipe_to_crtc_mapping[pipe]; | |
970 | } | |
971 | ||
417ae147 CW |
972 | static inline struct drm_crtc * |
973 | intel_get_crtc_for_plane(struct drm_device *dev, int plane) | |
974 | { | |
975 | struct drm_i915_private *dev_priv = dev->dev_private; | |
976 | return dev_priv->plane_to_crtc_mapping[plane]; | |
977 | } | |
978 | ||
51cbaf01 ML |
979 | struct intel_flip_work { |
980 | struct work_struct unpin_work; | |
981 | struct work_struct mmio_work; | |
982 | ||
5a21b665 DV |
983 | struct drm_crtc *crtc; |
984 | struct drm_framebuffer *old_fb; | |
985 | struct drm_i915_gem_object *pending_flip_obj; | |
4e5359cd | 986 | struct drm_pending_vblank_event *event; |
e7d841ca | 987 | atomic_t pending; |
5a21b665 DV |
988 | u32 flip_count; |
989 | u32 gtt_offset; | |
990 | struct drm_i915_gem_request *flip_queued_req; | |
66f59c5c | 991 | u32 flip_queued_vblank; |
5a21b665 DV |
992 | u32 flip_ready_vblank; |
993 | unsigned int rotation; | |
4e5359cd SF |
994 | }; |
995 | ||
5f1aae65 | 996 | struct intel_load_detect_pipe { |
edde3617 | 997 | struct drm_atomic_state *restore_state; |
5f1aae65 | 998 | }; |
79e53945 | 999 | |
5f1aae65 PZ |
1000 | static inline struct intel_encoder * |
1001 | intel_attached_encoder(struct drm_connector *connector) | |
df0e9248 CW |
1002 | { |
1003 | return to_intel_connector(connector)->encoder; | |
1004 | } | |
1005 | ||
da63a9f2 PZ |
1006 | static inline struct intel_digital_port * |
1007 | enc_to_dig_port(struct drm_encoder *encoder) | |
1008 | { | |
1009 | return container_of(encoder, struct intel_digital_port, base.base); | |
9ff8c9ba ID |
1010 | } |
1011 | ||
0e32b39c DA |
1012 | static inline struct intel_dp_mst_encoder * |
1013 | enc_to_mst(struct drm_encoder *encoder) | |
1014 | { | |
1015 | return container_of(encoder, struct intel_dp_mst_encoder, base.base); | |
1016 | } | |
1017 | ||
9ff8c9ba ID |
1018 | static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
1019 | { | |
1020 | return &enc_to_dig_port(encoder)->dp; | |
da63a9f2 PZ |
1021 | } |
1022 | ||
1023 | static inline struct intel_digital_port * | |
1024 | dp_to_dig_port(struct intel_dp *intel_dp) | |
1025 | { | |
1026 | return container_of(intel_dp, struct intel_digital_port, dp); | |
1027 | } | |
1028 | ||
1029 | static inline struct intel_digital_port * | |
1030 | hdmi_to_dig_port(struct intel_hdmi *intel_hdmi) | |
1031 | { | |
1032 | return container_of(intel_hdmi, struct intel_digital_port, hdmi); | |
7739c33b PZ |
1033 | } |
1034 | ||
6af31a65 DL |
1035 | /* |
1036 | * Returns the number of planes for this pipe, ie the number of sprites + 1 | |
1037 | * (primary plane). This doesn't count the cursor plane then. | |
1038 | */ | |
1039 | static inline unsigned int intel_num_planes(struct intel_crtc *crtc) | |
1040 | { | |
1041 | return INTEL_INFO(crtc->base.dev)->num_sprites[crtc->pipe] + 1; | |
1042 | } | |
5f1aae65 | 1043 | |
47339cd9 | 1044 | /* intel_fifo_underrun.c */ |
a72e4c9f | 1045 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 | 1046 | enum pipe pipe, bool enable); |
a72e4c9f | 1047 | bool intel_set_pch_fifo_underrun_reporting(struct drm_i915_private *dev_priv, |
87440425 PZ |
1048 | enum transcoder pch_transcoder, |
1049 | bool enable); | |
1f7247c0 DV |
1050 | void intel_cpu_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, |
1051 | enum pipe pipe); | |
1052 | void intel_pch_fifo_underrun_irq_handler(struct drm_i915_private *dev_priv, | |
1053 | enum transcoder pch_transcoder); | |
aca7b684 VS |
1054 | void intel_check_cpu_fifo_underruns(struct drm_i915_private *dev_priv); |
1055 | void intel_check_pch_fifo_underruns(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
1056 | |
1057 | /* i915_irq.c */ | |
480c8033 DV |
1058 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); |
1059 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
1060 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
1061 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask); | |
dc97997a | 1062 | void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv); |
91d14251 TU |
1063 | void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv); |
1064 | void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv); | |
59d02a1f | 1065 | u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask); |
b963291c DV |
1066 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv); |
1067 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv); | |
9df7575f JB |
1068 | static inline bool intel_irqs_enabled(struct drm_i915_private *dev_priv) |
1069 | { | |
1070 | /* | |
1071 | * We only use drm_irq_uninstall() at unload and VT switch, so | |
1072 | * this is the only thing we need to check. | |
1073 | */ | |
2aeb7d3a | 1074 | return dev_priv->pm.irqs_enabled; |
9df7575f JB |
1075 | } |
1076 | ||
a225f079 | 1077 | int intel_get_crtc_scanline(struct intel_crtc *crtc); |
4c6c03be DL |
1078 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
1079 | unsigned int pipe_mask); | |
aae8ba84 VS |
1080 | void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv, |
1081 | unsigned int pipe_mask); | |
5f1aae65 | 1082 | |
5f1aae65 | 1083 | /* intel_crt.c */ |
87440425 | 1084 | void intel_crt_init(struct drm_device *dev); |
5f1aae65 PZ |
1085 | |
1086 | ||
1087 | /* intel_ddi.c */ | |
e404ba8d VS |
1088 | void intel_ddi_clk_select(struct intel_encoder *encoder, |
1089 | const struct intel_crtc_state *pipe_config); | |
6a7e4f99 | 1090 | void intel_prepare_ddi_buffer(struct intel_encoder *encoder); |
87440425 PZ |
1091 | void hsw_fdi_link_train(struct drm_crtc *crtc); |
1092 | void intel_ddi_init(struct drm_device *dev, enum port port); | |
1093 | enum port intel_ddi_get_encoder_port(struct intel_encoder *intel_encoder); | |
1094 | bool intel_ddi_get_hw_state(struct intel_encoder *encoder, enum pipe *pipe); | |
87440425 PZ |
1095 | void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc); |
1096 | void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv, | |
1097 | enum transcoder cpu_transcoder); | |
1098 | void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc); | |
1099 | void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc); | |
190f68c5 ACO |
1100 | bool intel_ddi_pll_select(struct intel_crtc *crtc, |
1101 | struct intel_crtc_state *crtc_state); | |
87440425 | 1102 | void intel_ddi_set_pipe_settings(struct drm_crtc *crtc); |
ad64217b | 1103 | void intel_ddi_prepare_link_retrain(struct intel_dp *intel_dp); |
87440425 PZ |
1104 | bool intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector); |
1105 | void intel_ddi_fdi_disable(struct drm_crtc *crtc); | |
1106 | void intel_ddi_get_config(struct intel_encoder *encoder, | |
5cec258b | 1107 | struct intel_crtc_state *pipe_config); |
bcddf610 S |
1108 | struct intel_encoder * |
1109 | intel_ddi_get_crtc_new_encoder(struct intel_crtc_state *crtc_state); | |
5f1aae65 | 1110 | |
44905a27 | 1111 | void intel_ddi_init_dp_buf_reg(struct intel_encoder *encoder); |
0e32b39c | 1112 | void intel_ddi_clock_get(struct intel_encoder *encoder, |
5cec258b | 1113 | struct intel_crtc_state *pipe_config); |
0e32b39c | 1114 | void intel_ddi_set_vc_payload_alloc(struct drm_crtc *crtc, bool state); |
f8896f5d | 1115 | uint32_t ddi_signal_levels(struct intel_dp *intel_dp); |
5f1aae65 | 1116 | |
b680c37a | 1117 | /* intel_frontbuffer.c */ |
f99d7069 | 1118 | void intel_fb_obj_invalidate(struct drm_i915_gem_object *obj, |
a4001f1b | 1119 | enum fb_op_origin origin); |
f99d7069 DV |
1120 | void intel_frontbuffer_flip_prepare(struct drm_device *dev, |
1121 | unsigned frontbuffer_bits); | |
1122 | void intel_frontbuffer_flip_complete(struct drm_device *dev, | |
1123 | unsigned frontbuffer_bits); | |
f99d7069 | 1124 | void intel_frontbuffer_flip(struct drm_device *dev, |
fdbff928 | 1125 | unsigned frontbuffer_bits); |
6761dd31 TU |
1126 | unsigned int intel_fb_align_height(struct drm_device *dev, |
1127 | unsigned int height, | |
1128 | uint32_t pixel_format, | |
1129 | uint64_t fb_format_modifier); | |
de152b62 RV |
1130 | void intel_fb_obj_flush(struct drm_i915_gem_object *obj, bool retire, |
1131 | enum fb_op_origin origin); | |
7b49f948 VS |
1132 | u32 intel_fb_stride_alignment(const struct drm_i915_private *dev_priv, |
1133 | uint64_t fb_modifier, uint32_t pixel_format); | |
b680c37a | 1134 | |
7c10a2b5 | 1135 | /* intel_audio.c */ |
88212941 | 1136 | void intel_init_audio_hooks(struct drm_i915_private *dev_priv); |
69bfe1a9 JN |
1137 | void intel_audio_codec_enable(struct intel_encoder *encoder); |
1138 | void intel_audio_codec_disable(struct intel_encoder *encoder); | |
58fddc28 ID |
1139 | void i915_audio_component_init(struct drm_i915_private *dev_priv); |
1140 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv); | |
7c10a2b5 | 1141 | |
b680c37a | 1142 | /* intel_display.c */ |
b2045352 | 1143 | void skl_set_preferred_cdclk_vco(struct drm_i915_private *dev_priv, int vco); |
19ab4ed3 | 1144 | void intel_update_rawclk(struct drm_i915_private *dev_priv); |
c30fec65 VS |
1145 | int vlv_get_cck_clock(struct drm_i915_private *dev_priv, |
1146 | const char *name, u32 reg, int ref_freq); | |
65a3fea0 | 1147 | extern const struct drm_plane_funcs intel_plane_funcs; |
88212941 | 1148 | void intel_init_display_hooks(struct drm_i915_private *dev_priv); |
1663b9d6 | 1149 | unsigned int intel_rotation_info_size(const struct intel_rotation_info *rot_info); |
b680c37a | 1150 | bool intel_has_pending_fb_unpin(struct drm_device *dev); |
7d993739 TU |
1151 | void intel_mark_busy(struct drm_i915_private *dev_priv); |
1152 | void intel_mark_idle(struct drm_i915_private *dev_priv); | |
87440425 | 1153 | void intel_crtc_restore_mode(struct drm_crtc *crtc); |
70e0bd74 | 1154 | int intel_display_suspend(struct drm_device *dev); |
87440425 | 1155 | void intel_encoder_destroy(struct drm_encoder *encoder); |
08d9bc92 ACO |
1156 | int intel_connector_init(struct intel_connector *); |
1157 | struct intel_connector *intel_connector_alloc(void); | |
87440425 | 1158 | bool intel_connector_get_hw_state(struct intel_connector *connector); |
87440425 PZ |
1159 | void intel_connector_attach_encoder(struct intel_connector *connector, |
1160 | struct intel_encoder *encoder); | |
87440425 PZ |
1161 | struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev, |
1162 | struct drm_crtc *crtc); | |
752aa88a | 1163 | enum pipe intel_get_pipe_from_connector(struct intel_connector *connector); |
08d7b3d1 CW |
1164 | int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data, |
1165 | struct drm_file *file_priv); | |
87440425 PZ |
1166 | enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv, |
1167 | enum pipe pipe); | |
4093561b | 1168 | bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type); |
4f905cf9 DV |
1169 | static inline void |
1170 | intel_wait_for_vblank(struct drm_device *dev, int pipe) | |
1171 | { | |
1172 | drm_wait_one_vblank(dev, pipe); | |
1173 | } | |
0c241d5b VS |
1174 | static inline void |
1175 | intel_wait_for_vblank_if_active(struct drm_device *dev, int pipe) | |
1176 | { | |
1177 | const struct intel_crtc *crtc = | |
1178 | to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
1179 | ||
1180 | if (crtc->active) | |
1181 | intel_wait_for_vblank(dev, pipe); | |
1182 | } | |
a2991414 ML |
1183 | |
1184 | u32 intel_crtc_get_vblank_counter(struct intel_crtc *crtc); | |
1185 | ||
87440425 | 1186 | int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp); |
e4607fcf | 1187 | void vlv_wait_port_ready(struct drm_i915_private *dev_priv, |
9b6de0a1 VS |
1188 | struct intel_digital_port *dport, |
1189 | unsigned int expected_mask); | |
87440425 PZ |
1190 | bool intel_get_load_detect_pipe(struct drm_connector *connector, |
1191 | struct drm_display_mode *mode, | |
51fd371b RC |
1192 | struct intel_load_detect_pipe *old, |
1193 | struct drm_modeset_acquire_ctx *ctx); | |
87440425 | 1194 | void intel_release_load_detect_pipe(struct drm_connector *connector, |
49172fee ACO |
1195 | struct intel_load_detect_pipe *old, |
1196 | struct drm_modeset_acquire_ctx *ctx); | |
3465c580 VS |
1197 | int intel_pin_and_fence_fb_obj(struct drm_framebuffer *fb, |
1198 | unsigned int rotation); | |
fb4b8ce1 | 1199 | void intel_unpin_fb_obj(struct drm_framebuffer *fb, unsigned int rotation); |
a8bb6818 DV |
1200 | struct drm_framebuffer * |
1201 | __intel_framebuffer_create(struct drm_device *dev, | |
87440425 PZ |
1202 | struct drm_mode_fb_cmd2 *mode_cmd, |
1203 | struct drm_i915_gem_object *obj); | |
5a21b665 | 1204 | void intel_finish_page_flip_cs(struct drm_i915_private *dev_priv, int pipe); |
51cbaf01 | 1205 | void intel_finish_page_flip_mmio(struct drm_i915_private *dev_priv, int pipe); |
5a21b665 | 1206 | void intel_check_page_flip(struct drm_i915_private *dev_priv, int pipe); |
6beb8c23 | 1207 | int intel_prepare_plane_fb(struct drm_plane *plane, |
d136dfee | 1208 | const struct drm_plane_state *new_state); |
38f3ce3a | 1209 | void intel_cleanup_plane_fb(struct drm_plane *plane, |
d136dfee | 1210 | const struct drm_plane_state *old_state); |
a98b3431 MR |
1211 | int intel_plane_atomic_get_property(struct drm_plane *plane, |
1212 | const struct drm_plane_state *state, | |
1213 | struct drm_property *property, | |
1214 | uint64_t *val); | |
1215 | int intel_plane_atomic_set_property(struct drm_plane *plane, | |
1216 | struct drm_plane_state *state, | |
1217 | struct drm_property *property, | |
1218 | uint64_t val); | |
da20eabd ML |
1219 | int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state, |
1220 | struct drm_plane_state *plane_state); | |
716c2e55 | 1221 | |
832be82f VS |
1222 | unsigned int intel_tile_height(const struct drm_i915_private *dev_priv, |
1223 | uint64_t fb_modifier, unsigned int cpp); | |
50470bb0 | 1224 | |
121920fa TU |
1225 | static inline bool |
1226 | intel_rotation_90_or_270(unsigned int rotation) | |
1227 | { | |
1228 | return rotation & (BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270)); | |
1229 | } | |
1230 | ||
3b7a5119 SJ |
1231 | void intel_create_rotation_property(struct drm_device *dev, |
1232 | struct intel_plane *plane); | |
1233 | ||
7abd4b35 ACO |
1234 | void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv, |
1235 | enum pipe pipe); | |
1236 | ||
3f36b937 TU |
1237 | int vlv_force_pll_on(struct drm_device *dev, enum pipe pipe, |
1238 | const struct dpll *dpll); | |
d288f65f | 1239 | void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe); |
8802e5b6 | 1240 | int lpt_get_iclkip(struct drm_i915_private *dev_priv); |
d288f65f | 1241 | |
716c2e55 | 1242 | /* modesetting asserts */ |
b680c37a DV |
1243 | void assert_panel_unlocked(struct drm_i915_private *dev_priv, |
1244 | enum pipe pipe); | |
55607e8a DV |
1245 | void assert_pll(struct drm_i915_private *dev_priv, |
1246 | enum pipe pipe, bool state); | |
1247 | #define assert_pll_enabled(d, p) assert_pll(d, p, true) | |
1248 | #define assert_pll_disabled(d, p) assert_pll(d, p, false) | |
8563b1e8 LL |
1249 | void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state); |
1250 | #define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true) | |
1251 | #define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false) | |
55607e8a DV |
1252 | void assert_fdi_rx_pll(struct drm_i915_private *dev_priv, |
1253 | enum pipe pipe, bool state); | |
1254 | #define assert_fdi_rx_pll_enabled(d, p) assert_fdi_rx_pll(d, p, true) | |
1255 | #define assert_fdi_rx_pll_disabled(d, p) assert_fdi_rx_pll(d, p, false) | |
87440425 | 1256 | void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, bool state); |
b840d907 JB |
1257 | #define assert_pipe_enabled(d, p) assert_pipe(d, p, true) |
1258 | #define assert_pipe_disabled(d, p) assert_pipe(d, p, false) | |
4f2d9934 VS |
1259 | u32 intel_compute_tile_offset(int *x, int *y, |
1260 | const struct drm_framebuffer *fb, int plane, | |
8d0deca8 VS |
1261 | unsigned int pitch, |
1262 | unsigned int rotation); | |
c033666a CW |
1263 | void intel_prepare_reset(struct drm_i915_private *dev_priv); |
1264 | void intel_finish_reset(struct drm_i915_private *dev_priv); | |
a14cb6fc PZ |
1265 | void hsw_enable_pc8(struct drm_i915_private *dev_priv); |
1266 | void hsw_disable_pc8(struct drm_i915_private *dev_priv); | |
324513c0 ID |
1267 | void bxt_init_cdclk(struct drm_i915_private *dev_priv); |
1268 | void bxt_uninit_cdclk(struct drm_i915_private *dev_priv); | |
9c8d0b8e ID |
1269 | void bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy); |
1270 | void bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy); | |
1271 | bool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv, | |
1272 | enum dpio_phy phy); | |
1273 | bool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv, | |
1274 | enum dpio_phy phy); | |
da2f41d1 | 1275 | void gen9_sanitize_dc_state(struct drm_i915_private *dev_priv); |
664326f8 SK |
1276 | void bxt_enable_dc9(struct drm_i915_private *dev_priv); |
1277 | void bxt_disable_dc9(struct drm_i915_private *dev_priv); | |
f62c79b3 | 1278 | void gen9_enable_dc5(struct drm_i915_private *dev_priv); |
5d96d8af DL |
1279 | void skl_init_cdclk(struct drm_i915_private *dev_priv); |
1280 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv); | |
c89e39f3 | 1281 | unsigned int skl_cdclk_get_vco(unsigned int freq); |
0a9d2bed AM |
1282 | void skl_enable_dc6(struct drm_i915_private *dev_priv); |
1283 | void skl_disable_dc6(struct drm_i915_private *dev_priv); | |
87440425 | 1284 | void intel_dp_get_m_n(struct intel_crtc *crtc, |
5cec258b | 1285 | struct intel_crtc_state *pipe_config); |
fe3cd48d | 1286 | void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n); |
87440425 | 1287 | int intel_dotclock_calculate(int link_freq, const struct intel_link_m_n *m_n); |
5ab7b0b7 | 1288 | bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock, |
9e2c8475 ACO |
1289 | struct dpll *best_clock); |
1290 | int chv_calc_dpll_params(int refclk, struct dpll *pll_clock); | |
dccbea3b | 1291 | |
87440425 | 1292 | bool intel_crtc_active(struct drm_crtc *crtc); |
20bc8673 VS |
1293 | void hsw_enable_ips(struct intel_crtc *crtc); |
1294 | void hsw_disable_ips(struct intel_crtc *crtc); | |
319be8ae ID |
1295 | enum intel_display_power_domain |
1296 | intel_display_port_power_domain(struct intel_encoder *intel_encoder); | |
25f78f58 VS |
1297 | enum intel_display_power_domain |
1298 | intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder); | |
f6a83288 | 1299 | void intel_mode_from_pipe_config(struct drm_display_mode *mode, |
5cec258b | 1300 | struct intel_crtc_state *pipe_config); |
86adf9d7 | 1301 | |
e435d6e5 | 1302 | int skl_update_scaler_crtc(struct intel_crtc_state *crtc_state); |
6156a456 | 1303 | int skl_max_scale(struct intel_crtc *crtc, struct intel_crtc_state *crtc_state); |
8ea30864 | 1304 | |
44eb0cb9 MK |
1305 | u32 intel_plane_obj_offset(struct intel_plane *intel_plane, |
1306 | struct drm_i915_gem_object *obj, | |
1307 | unsigned int plane); | |
dedf278c | 1308 | |
6156a456 CK |
1309 | u32 skl_plane_ctl_format(uint32_t pixel_format); |
1310 | u32 skl_plane_ctl_tiling(uint64_t fb_modifier); | |
1311 | u32 skl_plane_ctl_rotation(unsigned int rotation); | |
121920fa | 1312 | |
eb805623 | 1313 | /* intel_csr.c */ |
f4448375 | 1314 | void intel_csr_ucode_init(struct drm_i915_private *); |
2abc525b | 1315 | void intel_csr_load_program(struct drm_i915_private *); |
f4448375 | 1316 | void intel_csr_ucode_fini(struct drm_i915_private *); |
f74ed08d ID |
1317 | void intel_csr_ucode_suspend(struct drm_i915_private *); |
1318 | void intel_csr_ucode_resume(struct drm_i915_private *); | |
eb805623 | 1319 | |
5f1aae65 | 1320 | /* intel_dp.c */ |
457c52d8 | 1321 | bool intel_dp_init(struct drm_device *dev, i915_reg_t output_reg, enum port port); |
87440425 PZ |
1322 | bool intel_dp_init_connector(struct intel_digital_port *intel_dig_port, |
1323 | struct intel_connector *intel_connector); | |
901c2daf VS |
1324 | void intel_dp_set_link_params(struct intel_dp *intel_dp, |
1325 | const struct intel_crtc_state *pipe_config); | |
87440425 | 1326 | void intel_dp_start_link_train(struct intel_dp *intel_dp); |
87440425 PZ |
1327 | void intel_dp_stop_link_train(struct intel_dp *intel_dp); |
1328 | void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode); | |
bf93ba67 ID |
1329 | void intel_dp_encoder_reset(struct drm_encoder *encoder); |
1330 | void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder); | |
87440425 | 1331 | void intel_dp_encoder_destroy(struct drm_encoder *encoder); |
d2e216d0 | 1332 | int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc); |
87440425 | 1333 | bool intel_dp_compute_config(struct intel_encoder *encoder, |
5cec258b | 1334 | struct intel_crtc_state *pipe_config); |
5d8a7752 | 1335 | bool intel_dp_is_edp(struct drm_device *dev, enum port port); |
b2c5c181 DV |
1336 | enum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, |
1337 | bool long_hpd); | |
4be73780 DV |
1338 | void intel_edp_backlight_on(struct intel_dp *intel_dp); |
1339 | void intel_edp_backlight_off(struct intel_dp *intel_dp); | |
24f3e092 | 1340 | void intel_edp_panel_vdd_on(struct intel_dp *intel_dp); |
4be73780 DV |
1341 | void intel_edp_panel_on(struct intel_dp *intel_dp); |
1342 | void intel_edp_panel_off(struct intel_dp *intel_dp); | |
0e32b39c DA |
1343 | void intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector); |
1344 | void intel_dp_mst_suspend(struct drm_device *dev); | |
1345 | void intel_dp_mst_resume(struct drm_device *dev); | |
50fec21a | 1346 | int intel_dp_max_link_rate(struct intel_dp *intel_dp); |
ed4e9c1d | 1347 | int intel_dp_rate_select(struct intel_dp *intel_dp, int rate); |
0e32b39c | 1348 | void intel_dp_hot_plug(struct intel_encoder *intel_encoder); |
773538e8 | 1349 | void vlv_power_sequencer_reset(struct drm_i915_private *dev_priv); |
0bc12bcb | 1350 | uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes); |
4a3b8769 | 1351 | void intel_plane_destroy(struct drm_plane *plane); |
c395578e VK |
1352 | void intel_edp_drrs_enable(struct intel_dp *intel_dp); |
1353 | void intel_edp_drrs_disable(struct intel_dp *intel_dp); | |
a93fad0f VK |
1354 | void intel_edp_drrs_invalidate(struct drm_device *dev, |
1355 | unsigned frontbuffer_bits); | |
1356 | void intel_edp_drrs_flush(struct drm_device *dev, unsigned frontbuffer_bits); | |
237ed86c SJ |
1357 | bool intel_digital_port_connected(struct drm_i915_private *dev_priv, |
1358 | struct intel_digital_port *port); | |
0bc12bcb | 1359 | |
94223d04 ACO |
1360 | void |
1361 | intel_dp_program_link_training_pattern(struct intel_dp *intel_dp, | |
1362 | uint8_t dp_train_pat); | |
1363 | void | |
1364 | intel_dp_set_signal_levels(struct intel_dp *intel_dp); | |
1365 | void intel_dp_set_idle_link_train(struct intel_dp *intel_dp); | |
1366 | uint8_t | |
1367 | intel_dp_voltage_max(struct intel_dp *intel_dp); | |
1368 | uint8_t | |
1369 | intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing); | |
1370 | void intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock, | |
1371 | uint8_t *link_bw, uint8_t *rate_select); | |
e588fa18 | 1372 | bool intel_dp_source_supports_hbr2(struct intel_dp *intel_dp); |
94223d04 ACO |
1373 | bool |
1374 | intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE]); | |
1375 | ||
419b1b7a ACO |
1376 | static inline unsigned int intel_dp_unused_lane_mask(int lane_count) |
1377 | { | |
1378 | return ~((1 << lane_count) - 1) & 0xf; | |
1379 | } | |
1380 | ||
e7156c83 YA |
1381 | /* intel_dp_aux_backlight.c */ |
1382 | int intel_dp_aux_init_backlight_funcs(struct intel_connector *intel_connector); | |
1383 | ||
0e32b39c DA |
1384 | /* intel_dp_mst.c */ |
1385 | int intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_id); | |
1386 | void intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port); | |
5f1aae65 | 1387 | /* intel_dsi.c */ |
4328633d | 1388 | void intel_dsi_init(struct drm_device *dev); |
5f1aae65 | 1389 | |
90198355 JN |
1390 | /* intel_dsi_dcs_backlight.c */ |
1391 | int intel_dsi_dcs_init_backlight_funcs(struct intel_connector *intel_connector); | |
5f1aae65 PZ |
1392 | |
1393 | /* intel_dvo.c */ | |
87440425 | 1394 | void intel_dvo_init(struct drm_device *dev); |
5f1aae65 PZ |
1395 | |
1396 | ||
0632fef6 | 1397 | /* legacy fbdev emulation in intel_fbdev.c */ |
0695726e | 1398 | #ifdef CONFIG_DRM_FBDEV_EMULATION |
4520f53a | 1399 | extern int intel_fbdev_init(struct drm_device *dev); |
e00bf696 | 1400 | extern void intel_fbdev_initial_config_async(struct drm_device *dev); |
4520f53a | 1401 | extern void intel_fbdev_fini(struct drm_device *dev); |
82e3b8c1 | 1402 | extern void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous); |
0632fef6 DV |
1403 | extern void intel_fbdev_output_poll_changed(struct drm_device *dev); |
1404 | extern void intel_fbdev_restore_mode(struct drm_device *dev); | |
4520f53a DV |
1405 | #else |
1406 | static inline int intel_fbdev_init(struct drm_device *dev) | |
1407 | { | |
1408 | return 0; | |
1409 | } | |
5f1aae65 | 1410 | |
e00bf696 | 1411 | static inline void intel_fbdev_initial_config_async(struct drm_device *dev) |
4520f53a DV |
1412 | { |
1413 | } | |
1414 | ||
1415 | static inline void intel_fbdev_fini(struct drm_device *dev) | |
1416 | { | |
1417 | } | |
1418 | ||
82e3b8c1 | 1419 | static inline void intel_fbdev_set_suspend(struct drm_device *dev, int state, bool synchronous) |
4520f53a DV |
1420 | { |
1421 | } | |
1422 | ||
0632fef6 | 1423 | static inline void intel_fbdev_restore_mode(struct drm_device *dev) |
4520f53a DV |
1424 | { |
1425 | } | |
1426 | #endif | |
5f1aae65 | 1427 | |
7ff0ebcc | 1428 | /* intel_fbc.c */ |
f51be2e0 PZ |
1429 | void intel_fbc_choose_crtc(struct drm_i915_private *dev_priv, |
1430 | struct drm_atomic_state *state); | |
0e631adc | 1431 | bool intel_fbc_is_active(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1432 | void intel_fbc_pre_update(struct intel_crtc *crtc, |
1433 | struct intel_crtc_state *crtc_state, | |
1434 | struct intel_plane_state *plane_state); | |
1eb52238 | 1435 | void intel_fbc_post_update(struct intel_crtc *crtc); |
7ff0ebcc | 1436 | void intel_fbc_init(struct drm_i915_private *dev_priv); |
010cf73d | 1437 | void intel_fbc_init_pipe_state(struct drm_i915_private *dev_priv); |
faf68d92 ML |
1438 | void intel_fbc_enable(struct intel_crtc *crtc, |
1439 | struct intel_crtc_state *crtc_state, | |
1440 | struct intel_plane_state *plane_state); | |
c937ab3e PZ |
1441 | void intel_fbc_disable(struct intel_crtc *crtc); |
1442 | void intel_fbc_global_disable(struct drm_i915_private *dev_priv); | |
dbef0f15 PZ |
1443 | void intel_fbc_invalidate(struct drm_i915_private *dev_priv, |
1444 | unsigned int frontbuffer_bits, | |
1445 | enum fb_op_origin origin); | |
1446 | void intel_fbc_flush(struct drm_i915_private *dev_priv, | |
6f4551fe | 1447 | unsigned int frontbuffer_bits, enum fb_op_origin origin); |
7733b49b | 1448 | void intel_fbc_cleanup_cfb(struct drm_i915_private *dev_priv); |
7ff0ebcc | 1449 | |
5f1aae65 | 1450 | /* intel_hdmi.c */ |
f0f59a00 | 1451 | void intel_hdmi_init(struct drm_device *dev, i915_reg_t hdmi_reg, enum port port); |
87440425 PZ |
1452 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1453 | struct intel_connector *intel_connector); | |
1454 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder); | |
1455 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, | |
5cec258b | 1456 | struct intel_crtc_state *pipe_config); |
b2ccb822 | 1457 | void intel_dp_dual_mode_set_tmds_output(struct intel_hdmi *hdmi, bool enable); |
5f1aae65 PZ |
1458 | |
1459 | ||
1460 | /* intel_lvds.c */ | |
87440425 PZ |
1461 | void intel_lvds_init(struct drm_device *dev); |
1462 | bool intel_is_dual_link_lvds(struct drm_device *dev); | |
5f1aae65 PZ |
1463 | |
1464 | ||
1465 | /* intel_modes.c */ | |
1466 | int intel_connector_update_modes(struct drm_connector *connector, | |
87440425 | 1467 | struct edid *edid); |
5f1aae65 | 1468 | int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter); |
87440425 PZ |
1469 | void intel_attach_force_audio_property(struct drm_connector *connector); |
1470 | void intel_attach_broadcast_rgb_property(struct drm_connector *connector); | |
7949dd47 | 1471 | void intel_attach_aspect_ratio_property(struct drm_connector *connector); |
5f1aae65 PZ |
1472 | |
1473 | ||
1474 | /* intel_overlay.c */ | |
1ee8da6d CW |
1475 | void intel_setup_overlay(struct drm_i915_private *dev_priv); |
1476 | void intel_cleanup_overlay(struct drm_i915_private *dev_priv); | |
87440425 | 1477 | int intel_overlay_switch_off(struct intel_overlay *overlay); |
1ee8da6d CW |
1478 | int intel_overlay_put_image_ioctl(struct drm_device *dev, void *data, |
1479 | struct drm_file *file_priv); | |
1480 | int intel_overlay_attrs_ioctl(struct drm_device *dev, void *data, | |
1481 | struct drm_file *file_priv); | |
1362b776 | 1482 | void intel_overlay_reset(struct drm_i915_private *dev_priv); |
5f1aae65 PZ |
1483 | |
1484 | ||
1485 | /* intel_panel.c */ | |
87440425 | 1486 | int intel_panel_init(struct intel_panel *panel, |
4b6ed685 VK |
1487 | struct drm_display_mode *fixed_mode, |
1488 | struct drm_display_mode *downclock_mode); | |
87440425 PZ |
1489 | void intel_panel_fini(struct intel_panel *panel); |
1490 | void intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode, | |
1491 | struct drm_display_mode *adjusted_mode); | |
1492 | void intel_pch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1493 | struct intel_crtc_state *pipe_config, |
87440425 PZ |
1494 | int fitting_mode); |
1495 | void intel_gmch_panel_fitting(struct intel_crtc *crtc, | |
5cec258b | 1496 | struct intel_crtc_state *pipe_config, |
87440425 | 1497 | int fitting_mode); |
6dda730e JN |
1498 | void intel_panel_set_backlight_acpi(struct intel_connector *connector, |
1499 | u32 level, u32 max); | |
6517d273 | 1500 | int intel_panel_setup_backlight(struct drm_connector *connector, enum pipe pipe); |
752aa88a JB |
1501 | void intel_panel_enable_backlight(struct intel_connector *connector); |
1502 | void intel_panel_disable_backlight(struct intel_connector *connector); | |
db31af1d | 1503 | void intel_panel_destroy_backlight(struct drm_connector *connector); |
87440425 | 1504 | enum drm_connector_status intel_panel_detect(struct drm_device *dev); |
ec9ed197 VK |
1505 | extern struct drm_display_mode *intel_find_panel_downclock( |
1506 | struct drm_device *dev, | |
1507 | struct drm_display_mode *fixed_mode, | |
1508 | struct drm_connector *connector); | |
0962c3c9 VS |
1509 | void intel_backlight_register(struct drm_device *dev); |
1510 | void intel_backlight_unregister(struct drm_device *dev); | |
1511 | ||
5f1aae65 | 1512 | |
0bc12bcb | 1513 | /* intel_psr.c */ |
0bc12bcb RV |
1514 | void intel_psr_enable(struct intel_dp *intel_dp); |
1515 | void intel_psr_disable(struct intel_dp *intel_dp); | |
1516 | void intel_psr_invalidate(struct drm_device *dev, | |
20c8838b | 1517 | unsigned frontbuffer_bits); |
0bc12bcb | 1518 | void intel_psr_flush(struct drm_device *dev, |
169de131 RV |
1519 | unsigned frontbuffer_bits, |
1520 | enum fb_op_origin origin); | |
0bc12bcb | 1521 | void intel_psr_init(struct drm_device *dev); |
20c8838b DV |
1522 | void intel_psr_single_frame_update(struct drm_device *dev, |
1523 | unsigned frontbuffer_bits); | |
0bc12bcb | 1524 | |
9c065a7d DV |
1525 | /* intel_runtime_pm.c */ |
1526 | int intel_power_domains_init(struct drm_i915_private *); | |
f458ebbc | 1527 | void intel_power_domains_fini(struct drm_i915_private *); |
73dfc227 ID |
1528 | void intel_power_domains_init_hw(struct drm_i915_private *dev_priv, bool resume); |
1529 | void intel_power_domains_suspend(struct drm_i915_private *dev_priv); | |
d7d7c9ee ID |
1530 | void bxt_display_core_init(struct drm_i915_private *dev_priv, bool resume); |
1531 | void bxt_display_core_uninit(struct drm_i915_private *dev_priv); | |
f458ebbc | 1532 | void intel_runtime_pm_enable(struct drm_i915_private *dev_priv); |
9895ad03 DS |
1533 | const char * |
1534 | intel_display_power_domain_str(enum intel_display_power_domain domain); | |
9c065a7d | 1535 | |
f458ebbc DV |
1536 | bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv, |
1537 | enum intel_display_power_domain domain); | |
1538 | bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv, | |
1539 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1540 | void intel_display_power_get(struct drm_i915_private *dev_priv, |
1541 | enum intel_display_power_domain domain); | |
09731280 ID |
1542 | bool intel_display_power_get_if_enabled(struct drm_i915_private *dev_priv, |
1543 | enum intel_display_power_domain domain); | |
9c065a7d DV |
1544 | void intel_display_power_put(struct drm_i915_private *dev_priv, |
1545 | enum intel_display_power_domain domain); | |
da5827c3 ID |
1546 | |
1547 | static inline void | |
1548 | assert_rpm_device_not_suspended(struct drm_i915_private *dev_priv) | |
1549 | { | |
1550 | WARN_ONCE(dev_priv->pm.suspended, | |
1551 | "Device suspended during HW access\n"); | |
1552 | } | |
1553 | ||
1554 | static inline void | |
1555 | assert_rpm_wakelock_held(struct drm_i915_private *dev_priv) | |
1556 | { | |
1557 | assert_rpm_device_not_suspended(dev_priv); | |
becd9ca2 DV |
1558 | /* FIXME: Needs to be converted back to WARN_ONCE, but currently causes |
1559 | * too much noise. */ | |
1560 | if (!atomic_read(&dev_priv->pm.wakeref_count)) | |
1561 | DRM_DEBUG_DRIVER("RPM wakelock ref not held during HW access"); | |
da5827c3 ID |
1562 | } |
1563 | ||
2b19efeb ID |
1564 | static inline int |
1565 | assert_rpm_atomic_begin(struct drm_i915_private *dev_priv) | |
1566 | { | |
1567 | int seq = atomic_read(&dev_priv->pm.atomic_seq); | |
1568 | ||
1569 | assert_rpm_wakelock_held(dev_priv); | |
1570 | ||
1571 | return seq; | |
1572 | } | |
1573 | ||
1574 | static inline void | |
1575 | assert_rpm_atomic_end(struct drm_i915_private *dev_priv, int begin_seq) | |
1576 | { | |
1577 | WARN_ONCE(atomic_read(&dev_priv->pm.atomic_seq) != begin_seq, | |
1578 | "HW access outside of RPM atomic section\n"); | |
1579 | } | |
1580 | ||
1f814dac ID |
1581 | /** |
1582 | * disable_rpm_wakeref_asserts - disable the RPM assert checks | |
1583 | * @dev_priv: i915 device instance | |
1584 | * | |
1585 | * This function disable asserts that check if we hold an RPM wakelock | |
1586 | * reference, while keeping the device-not-suspended checks still enabled. | |
1587 | * It's meant to be used only in special circumstances where our rule about | |
1588 | * the wakelock refcount wrt. the device power state doesn't hold. According | |
1589 | * to this rule at any point where we access the HW or want to keep the HW in | |
1590 | * an active state we must hold an RPM wakelock reference acquired via one of | |
1591 | * the intel_runtime_pm_get() helpers. Currently there are a few special spots | |
1592 | * where this rule doesn't hold: the IRQ and suspend/resume handlers, the | |
1593 | * forcewake release timer, and the GPU RPS and hangcheck works. All other | |
1594 | * users should avoid using this function. | |
1595 | * | |
1596 | * Any calls to this function must have a symmetric call to | |
1597 | * enable_rpm_wakeref_asserts(). | |
1598 | */ | |
1599 | static inline void | |
1600 | disable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1601 | { | |
1602 | atomic_inc(&dev_priv->pm.wakeref_count); | |
1603 | } | |
1604 | ||
1605 | /** | |
1606 | * enable_rpm_wakeref_asserts - re-enable the RPM assert checks | |
1607 | * @dev_priv: i915 device instance | |
1608 | * | |
1609 | * This function re-enables the RPM assert checks after disabling them with | |
1610 | * disable_rpm_wakeref_asserts. It's meant to be used only in special | |
1611 | * circumstances otherwise its use should be avoided. | |
1612 | * | |
1613 | * Any calls to this function must have a symmetric call to | |
1614 | * disable_rpm_wakeref_asserts(). | |
1615 | */ | |
1616 | static inline void | |
1617 | enable_rpm_wakeref_asserts(struct drm_i915_private *dev_priv) | |
1618 | { | |
1619 | atomic_dec(&dev_priv->pm.wakeref_count); | |
1620 | } | |
1621 | ||
1622 | /* TODO: convert users of these to rely instead on proper RPM refcounting */ | |
1623 | #define DISABLE_RPM_WAKEREF_ASSERTS(dev_priv) \ | |
1624 | disable_rpm_wakeref_asserts(dev_priv) | |
1625 | ||
1626 | #define ENABLE_RPM_WAKEREF_ASSERTS(dev_priv) \ | |
1627 | enable_rpm_wakeref_asserts(dev_priv) | |
1628 | ||
9c065a7d | 1629 | void intel_runtime_pm_get(struct drm_i915_private *dev_priv); |
09731280 | 1630 | bool intel_runtime_pm_get_if_in_use(struct drm_i915_private *dev_priv); |
9c065a7d DV |
1631 | void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv); |
1632 | void intel_runtime_pm_put(struct drm_i915_private *dev_priv); | |
1633 | ||
d9bc89d9 DV |
1634 | void intel_display_set_init_power(struct drm_i915_private *dev, bool enable); |
1635 | ||
e0fce78f VS |
1636 | void chv_phy_powergate_lanes(struct intel_encoder *encoder, |
1637 | bool override, unsigned int mask); | |
b0b33846 VS |
1638 | bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy, |
1639 | enum dpio_channel ch, bool override); | |
e0fce78f VS |
1640 | |
1641 | ||
5f1aae65 | 1642 | /* intel_pm.c */ |
87440425 PZ |
1643 | void intel_init_clock_gating(struct drm_device *dev); |
1644 | void intel_suspend_hw(struct drm_device *dev); | |
546c81fd | 1645 | int ilk_wm_max_level(const struct drm_device *dev); |
87440425 | 1646 | void intel_update_watermarks(struct drm_crtc *crtc); |
87440425 | 1647 | void intel_init_pm(struct drm_device *dev); |
bb400da9 | 1648 | void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv); |
f742a552 | 1649 | void intel_pm_setup(struct drm_device *dev); |
87440425 PZ |
1650 | void intel_gpu_ips_init(struct drm_i915_private *dev_priv); |
1651 | void intel_gpu_ips_teardown(void); | |
dc97997a CW |
1652 | void intel_init_gt_powersave(struct drm_i915_private *dev_priv); |
1653 | void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv); | |
1654 | void intel_enable_gt_powersave(struct drm_i915_private *dev_priv); | |
1655 | void intel_disable_gt_powersave(struct drm_i915_private *dev_priv); | |
1656 | void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv); | |
1657 | void intel_reset_gt_powersave(struct drm_i915_private *dev_priv); | |
1658 | void gen6_update_ring_freq(struct drm_i915_private *dev_priv); | |
43cf3bf0 CW |
1659 | void gen6_rps_busy(struct drm_i915_private *dev_priv); |
1660 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv); | |
076e29f2 | 1661 | void gen6_rps_idle(struct drm_i915_private *dev_priv); |
1854d5ca | 1662 | void gen6_rps_boost(struct drm_i915_private *dev_priv, |
e61b9958 CW |
1663 | struct intel_rps_client *rps, |
1664 | unsigned long submitted); | |
91d14251 | 1665 | void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req); |
6eb1a681 | 1666 | void vlv_wm_get_hw_state(struct drm_device *dev); |
243e6a44 | 1667 | void ilk_wm_get_hw_state(struct drm_device *dev); |
3078999f | 1668 | void skl_wm_get_hw_state(struct drm_device *dev); |
08db6652 DL |
1669 | void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv, |
1670 | struct skl_ddb_allocation *ddb /* out */); | |
8cfb3407 | 1671 | uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config); |
ed4a6a7c | 1672 | bool ilk_disable_lp_wm(struct drm_device *dev); |
dc97997a CW |
1673 | int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6); |
1674 | static inline int intel_enable_rc6(void) | |
1675 | { | |
1676 | return i915.enable_rc6; | |
1677 | } | |
72662e10 | 1678 | |
5f1aae65 | 1679 | /* intel_sdvo.c */ |
f0f59a00 VS |
1680 | bool intel_sdvo_init(struct drm_device *dev, |
1681 | i915_reg_t reg, enum port port); | |
96a02917 | 1682 | |
2b28bb1b | 1683 | |
5f1aae65 | 1684 | /* intel_sprite.c */ |
87440425 | 1685 | int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane); |
87440425 PZ |
1686 | int intel_sprite_set_colorkey(struct drm_device *dev, void *data, |
1687 | struct drm_file *file_priv); | |
34e0adbb | 1688 | void intel_pipe_update_start(struct intel_crtc *crtc); |
51cbaf01 | 1689 | void intel_pipe_update_end(struct intel_crtc *crtc, struct intel_flip_work *work); |
5f1aae65 PZ |
1690 | |
1691 | /* intel_tv.c */ | |
87440425 | 1692 | void intel_tv_init(struct drm_device *dev); |
20ddf665 | 1693 | |
ea2c67bb | 1694 | /* intel_atomic.c */ |
2545e4a6 MR |
1695 | int intel_connector_atomic_get_property(struct drm_connector *connector, |
1696 | const struct drm_connector_state *state, | |
1697 | struct drm_property *property, | |
1698 | uint64_t *val); | |
1356837e MR |
1699 | struct drm_crtc_state *intel_crtc_duplicate_state(struct drm_crtc *crtc); |
1700 | void intel_crtc_destroy_state(struct drm_crtc *crtc, | |
1701 | struct drm_crtc_state *state); | |
de419ab6 ML |
1702 | struct drm_atomic_state *intel_atomic_state_alloc(struct drm_device *dev); |
1703 | void intel_atomic_state_clear(struct drm_atomic_state *); | |
1704 | struct intel_shared_dpll_config * | |
1705 | intel_atomic_get_shared_dpll_state(struct drm_atomic_state *s); | |
1706 | ||
10f81c19 ACO |
1707 | static inline struct intel_crtc_state * |
1708 | intel_atomic_get_crtc_state(struct drm_atomic_state *state, | |
1709 | struct intel_crtc *crtc) | |
1710 | { | |
1711 | struct drm_crtc_state *crtc_state; | |
1712 | crtc_state = drm_atomic_get_crtc_state(state, &crtc->base); | |
1713 | if (IS_ERR(crtc_state)) | |
0b6cc188 | 1714 | return ERR_CAST(crtc_state); |
10f81c19 ACO |
1715 | |
1716 | return to_intel_crtc_state(crtc_state); | |
1717 | } | |
e3bddded ML |
1718 | |
1719 | static inline struct intel_plane_state * | |
1720 | intel_atomic_get_existing_plane_state(struct drm_atomic_state *state, | |
1721 | struct intel_plane *plane) | |
1722 | { | |
1723 | struct drm_plane_state *plane_state; | |
1724 | ||
1725 | plane_state = drm_atomic_get_existing_plane_state(state, &plane->base); | |
1726 | ||
1727 | return to_intel_plane_state(plane_state); | |
1728 | } | |
1729 | ||
d03c93d4 CK |
1730 | int intel_atomic_setup_scalers(struct drm_device *dev, |
1731 | struct intel_crtc *intel_crtc, | |
1732 | struct intel_crtc_state *crtc_state); | |
5ee67f1c MR |
1733 | |
1734 | /* intel_atomic_plane.c */ | |
8e7d688b | 1735 | struct intel_plane_state *intel_create_plane_state(struct drm_plane *plane); |
ea2c67bb MR |
1736 | struct drm_plane_state *intel_plane_duplicate_state(struct drm_plane *plane); |
1737 | void intel_plane_destroy_state(struct drm_plane *plane, | |
1738 | struct drm_plane_state *state); | |
1739 | extern const struct drm_plane_helper_funcs intel_plane_helper_funcs; | |
1740 | ||
8563b1e8 LL |
1741 | /* intel_color.c */ |
1742 | void intel_color_init(struct drm_crtc *crtc); | |
82cf435b | 1743 | int intel_color_check(struct drm_crtc *crtc, struct drm_crtc_state *state); |
b95c5321 ML |
1744 | void intel_color_set_csc(struct drm_crtc_state *crtc_state); |
1745 | void intel_color_load_luts(struct drm_crtc_state *crtc_state); | |
8563b1e8 | 1746 | |
79e53945 | 1747 | #endif /* __INTEL_DRV_H__ */ |