[mirror_ubuntu-zesty-kernel.git] / drivers / gpu / drm / i915 / intel_dvo.c

/*
 * Copyright 2006 Dave Airlie <airlied@linux.ie>
 * Copyright © 2006-2007 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *	Eric Anholt <eric@anholt.net>
 */
#include <linux/i2c.h>
#include <linux/slab.h>
#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include "intel_drv.h"
#include <drm/i915_drm.h>
#include "i915_drv.h"
#include "dvo.h"

#define SIL164_ADDR	0x38
#define CH7xxx_ADDR	0x76
#define TFP410_ADDR	0x38
#define NS2501_ADDR     0x38

static const struct intel_dvo_device intel_dvo_devices[] = {
	{
		.type = INTEL_DVO_CHIP_TMDS,
		.name = "sil164",
		.dvo_reg = DVOC,
		.slave_addr = SIL164_ADDR,
		.dev_ops = &sil164_ops,
	},
	{
		.type = INTEL_DVO_CHIP_TMDS,
		.name = "ch7xxx",
		.dvo_reg = DVOC,
		.slave_addr = CH7xxx_ADDR,
		.dev_ops = &ch7xxx_ops,
	},
	{
		.type = INTEL_DVO_CHIP_TMDS,
		.name = "ch7xxx",
		.dvo_reg = DVOC,
		.slave_addr = 0x75, /* For some ch7010 */
		.dev_ops = &ch7xxx_ops,
	},
	{
		.type = INTEL_DVO_CHIP_LVDS,
		.name = "ivch",
		.dvo_reg = DVOA,
		.slave_addr = 0x02, /* Might also be 0x44, 0x84, 0xc4 */
		.dev_ops = &ivch_ops,
	},
	{
		.type = INTEL_DVO_CHIP_TMDS,
		.name = "tfp410",
		.dvo_reg = DVOC,
		.slave_addr = TFP410_ADDR,
		.dev_ops = &tfp410_ops,
	},
	{
		.type = INTEL_DVO_CHIP_LVDS,
		.name = "ch7017",
		.dvo_reg = DVOC,
		.slave_addr = 0x75,
		.gpio = GMBUS_PORT_DPB,
		.dev_ops = &ch7017_ops,
	},
	{
	        .type = INTEL_DVO_CHIP_TMDS,
		.name = "ns2501",
		.dvo_reg = DVOC,
		.slave_addr = NS2501_ADDR,
		.dev_ops = &ns2501_ops,
       }
};

struct intel_dvo {
	struct intel_encoder base;

	struct intel_dvo_device dev;

	struct drm_display_mode *panel_fixed_mode;
	bool panel_wants_dither;
};

static struct intel_dvo *enc_to_dvo(struct intel_encoder *encoder)
{
	return container_of(encoder, struct intel_dvo, base);
}

static struct intel_dvo *intel_attached_dvo(struct drm_connector *connector)
{
	return container_of(intel_attached_encoder(connector),
			    struct intel_dvo, base);
}

static bool intel_dvo_connector_get_hw_state(struct intel_connector *connector)
{
	struct intel_dvo *intel_dvo = intel_attached_dvo(&connector->base);

	return intel_dvo->dev.dev_ops->get_hw_state(&intel_dvo->dev);
}

static bool intel_dvo_get_hw_state(struct intel_encoder *encoder,
				   enum pipe *pipe)
{
	struct drm_device *dev = encoder->base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
	u32 tmp;

	tmp = I915_READ(intel_dvo->dev.dvo_reg);

	if (!(tmp & DVO_ENABLE))
		return false;

	*pipe = PORT_TO_PIPE(tmp);

	return true;
}

static void intel_dvo_get_config(struct intel_encoder *encoder,
				 struct intel_crtc_config *pipe_config)
{
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
	u32 tmp, flags = 0;

	tmp = I915_READ(intel_dvo->dev.dvo_reg);
	if (tmp & DVO_HSYNC_ACTIVE_HIGH)
		flags |= DRM_MODE_FLAG_PHSYNC;
	else
		flags |= DRM_MODE_FLAG_NHSYNC;
	if (tmp & DVO_VSYNC_ACTIVE_HIGH)
		flags |= DRM_MODE_FLAG_PVSYNC;
	else
		flags |= DRM_MODE_FLAG_NVSYNC;

	pipe_config->adjusted_mode.flags |= flags;
}

static void intel_disable_dvo(struct intel_encoder *encoder)
{
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
	u32 dvo_reg = intel_dvo->dev.dvo_reg;
	u32 temp = I915_READ(dvo_reg);

	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
	I915_WRITE(dvo_reg, temp & ~DVO_ENABLE);
	I915_READ(dvo_reg);
}

static void intel_enable_dvo(struct intel_encoder *encoder)
{
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
	u32 dvo_reg = intel_dvo->dev.dvo_reg;
	u32 temp = I915_READ(dvo_reg);

	I915_WRITE(dvo_reg, temp | DVO_ENABLE);
	I915_READ(dvo_reg);
	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
}

/* Special dpms function to support cloning between dvo/sdvo/crt. */
static void intel_dvo_dpms(struct drm_connector *connector, int mode)
{
	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
	struct drm_crtc *crtc;

	/* dvo supports only 2 dpms states. */
	if (mode != DRM_MODE_DPMS_ON)
		mode = DRM_MODE_DPMS_OFF;

	if (mode == connector->dpms)
		return;

	connector->dpms = mode;

	/* Only need to change hw state when actually enabled */
	crtc = intel_dvo->base.base.crtc;
	if (!crtc) {
		intel_dvo->base.connectors_active = false;
		return;
	}

	/* We call connector dpms manually below in case pipe dpms doesn't
	 * change due to cloning. */
	if (mode == DRM_MODE_DPMS_ON) {
		intel_dvo->base.connectors_active = true;

		intel_crtc_update_dpms(crtc);

		intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
	} else {
		intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);

		intel_dvo->base.connectors_active = false;

		intel_crtc_update_dpms(crtc);
	}

	intel_modeset_check_state(connector->dev);
}

static int intel_dvo_mode_valid(struct drm_connector *connector,
				struct drm_display_mode *mode)
{
	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);

	if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
		return MODE_NO_DBLESCAN;

	/* XXX: Validate clock range */

	if (intel_dvo->panel_fixed_mode) {
		if (mode->hdisplay > intel_dvo->panel_fixed_mode->hdisplay)
			return MODE_PANEL;
		if (mode->vdisplay > intel_dvo->panel_fixed_mode->vdisplay)
			return MODE_PANEL;
	}

	return intel_dvo->dev.dev_ops->mode_valid(&intel_dvo->dev, mode);
}

static bool intel_dvo_mode_fixup(struct drm_encoder *encoder,
				 const struct drm_display_mode *mode,
				 struct drm_display_mode *adjusted_mode)
{
	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));

	/* If we have timings from the BIOS for the panel, put them in
	 * to the adjusted mode.  The CRTC will be set up for this mode,
	 * with the panel scaling set up to source from the H/VDisplay
	 * of the original mode.
	 */
	if (intel_dvo->panel_fixed_mode != NULL) {
#define C(x) adjusted_mode->x = intel_dvo->panel_fixed_mode->x
		C(hdisplay);
		C(hsync_start);
		C(hsync_end);
		C(htotal);
		C(vdisplay);
		C(vsync_start);
		C(vsync_end);
		C(vtotal);
		C(clock);
#undef C
	}

	if (intel_dvo->dev.dev_ops->mode_fixup)
		return intel_dvo->dev.dev_ops->mode_fixup(&intel_dvo->dev, mode, adjusted_mode);

	return true;
}

static void intel_dvo_mode_set(struct drm_encoder *encoder,
			       struct drm_display_mode *mode,
			       struct drm_display_mode *adjusted_mode)
{
	struct drm_device *dev = encoder->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
	int pipe = intel_crtc->pipe;
	u32 dvo_val;
	u32 dvo_reg = intel_dvo->dev.dvo_reg, dvo_srcdim_reg;

	switch (dvo_reg) {
	case DVOA:
	default:
		dvo_srcdim_reg = DVOA_SRCDIM;
		break;
	case DVOB:
		dvo_srcdim_reg = DVOB_SRCDIM;
		break;
	case DVOC:
		dvo_srcdim_reg = DVOC_SRCDIM;
		break;
	}

	intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev, mode, adjusted_mode);

	/* Save the data order, since I don't know what it should be set to. */
	dvo_val = I915_READ(dvo_reg) &
		  (DVO_PRESERVE_MASK | DVO_DATA_ORDER_GBRG);
	dvo_val |= DVO_DATA_ORDER_FP | DVO_BORDER_ENABLE |
		   DVO_BLANK_ACTIVE_HIGH;

	if (pipe == 1)
		dvo_val |= DVO_PIPE_B_SELECT;
	dvo_val |= DVO_PIPE_STALL;
	if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
		dvo_val |= DVO_HSYNC_ACTIVE_HIGH;
	if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
		dvo_val |= DVO_VSYNC_ACTIVE_HIGH;

	/*I915_WRITE(DVOB_SRCDIM,
	  (adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
	  (adjusted_mode->VDisplay << DVO_SRCDIM_VERTICAL_SHIFT));*/
	I915_WRITE(dvo_srcdim_reg,
		   (adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) |
		   (adjusted_mode->vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));
	/*I915_WRITE(DVOB, dvo_val);*/
	I915_WRITE(dvo_reg, dvo_val);
}

/**
 * Detect the output connection on our DVO device.
 *
 * Unimplemented.
 */
static enum drm_connector_status
intel_dvo_detect(struct drm_connector *connector, bool force)
{
	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
	DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
		      connector->base.id, drm_get_connector_name(connector));
	return intel_dvo->dev.dev_ops->detect(&intel_dvo->dev);
}

static int intel_dvo_get_modes(struct drm_connector *connector)
{
	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
	struct drm_i915_private *dev_priv = connector->dev->dev_private;

	/* We should probably have an i2c driver get_modes function for those
	 * devices which will have a fixed set of modes determined by the chip
	 * (TV-out, for example), but for now with just TMDS and LVDS,
	 * that's not the case.
	 */
	intel_ddc_get_modes(connector,
			    intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPC));
	if (!list_empty(&connector->probed_modes))
		return 1;

	if (intel_dvo->panel_fixed_mode != NULL) {
		struct drm_display_mode *mode;
		mode = drm_mode_duplicate(connector->dev, intel_dvo->panel_fixed_mode);
		if (mode) {
			drm_mode_probed_add(connector, mode);
			return 1;
		}
	}

	return 0;
}

static void intel_dvo_destroy(struct drm_connector *connector)
{
	drm_sysfs_connector_remove(connector);
	drm_connector_cleanup(connector);
	kfree(connector);
}

static const struct drm_encoder_helper_funcs intel_dvo_helper_funcs = {
	.mode_fixup = intel_dvo_mode_fixup,
	.mode_set = intel_dvo_mode_set,
};

static const struct drm_connector_funcs intel_dvo_connector_funcs = {
	.dpms = intel_dvo_dpms,
	.detect = intel_dvo_detect,
	.destroy = intel_dvo_destroy,
	.fill_modes = drm_helper_probe_single_connector_modes,
};

static const struct drm_connector_helper_funcs intel_dvo_connector_helper_funcs = {
	.mode_valid = intel_dvo_mode_valid,
	.get_modes = intel_dvo_get_modes,
	.best_encoder = intel_best_encoder,
};

static void intel_dvo_enc_destroy(struct drm_encoder *encoder)
{
	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));

	if (intel_dvo->dev.dev_ops->destroy)
		intel_dvo->dev.dev_ops->destroy(&intel_dvo->dev);

	kfree(intel_dvo->panel_fixed_mode);

	intel_encoder_destroy(encoder);
}

static const struct drm_encoder_funcs intel_dvo_enc_funcs = {
	.destroy = intel_dvo_enc_destroy,
};

/**
 * Attempts to get a fixed panel timing for LVDS (currently only the i830).
 *
 * Other chips with DVO LVDS will need to extend this to deal with the LVDS
 * chip being on DVOB/C and having multiple pipes.
 */
static struct drm_display_mode *
intel_dvo_get_current_mode(struct drm_connector *connector)
{
	struct drm_device *dev = connector->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
	uint32_t dvo_val = I915_READ(intel_dvo->dev.dvo_reg);
	struct drm_display_mode *mode = NULL;

	/* If the DVO port is active, that'll be the LVDS, so we can pull out
	 * its timings to get how the BIOS set up the panel.
	 */
	if (dvo_val & DVO_ENABLE) {
		struct drm_crtc *crtc;
		int pipe = (dvo_val & DVO_PIPE_B_SELECT) ? 1 : 0;

		crtc = intel_get_crtc_for_pipe(dev, pipe);
		if (crtc) {
			mode = intel_crtc_mode_get(dev, crtc);
			if (mode) {
				mode->type |= DRM_MODE_TYPE_PREFERRED;
				if (dvo_val & DVO_HSYNC_ACTIVE_HIGH)
					mode->flags |= DRM_MODE_FLAG_PHSYNC;
				if (dvo_val & DVO_VSYNC_ACTIVE_HIGH)
					mode->flags |= DRM_MODE_FLAG_PVSYNC;
			}
		}
	}

	return mode;
}

void intel_dvo_init(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_encoder *intel_encoder;
	struct intel_dvo *intel_dvo;
	struct intel_connector *intel_connector;
	int i;
	int encoder_type = DRM_MODE_ENCODER_NONE;

	intel_dvo = kzalloc(sizeof(struct intel_dvo), GFP_KERNEL);
	if (!intel_dvo)
		return;

	intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
	if (!intel_connector) {
		kfree(intel_dvo);
		return;
	}

	intel_encoder = &intel_dvo->base;
	drm_encoder_init(dev, &intel_encoder->base,
			 &intel_dvo_enc_funcs, encoder_type);

	intel_encoder->disable = intel_disable_dvo;
	intel_encoder->enable = intel_enable_dvo;
	intel_encoder->get_hw_state = intel_dvo_get_hw_state;
	intel_encoder->get_config = intel_dvo_get_config;
	intel_connector->get_hw_state = intel_dvo_connector_get_hw_state;

	/* Now, try to find a controller */
	for (i = 0; i < ARRAY_SIZE(intel_dvo_devices); i++) {
		struct drm_connector *connector = &intel_connector->base;
		const struct intel_dvo_device *dvo = &intel_dvo_devices[i];
		struct i2c_adapter *i2c;
		int gpio;
		bool dvoinit;

		/* Allow the I2C driver info to specify the GPIO to be used in
		 * special cases, but otherwise default to what's defined
		 * in the spec.
		 */
		if (intel_gmbus_is_port_valid(dvo->gpio))
			gpio = dvo->gpio;
		else if (dvo->type == INTEL_DVO_CHIP_LVDS)
			gpio = GMBUS_PORT_SSC;
		else
			gpio = GMBUS_PORT_DPB;

		/* Set up the I2C bus necessary for the chip we're probing.
		 * It appears that everything is on GPIOE except for panels
		 * on i830 laptops, which are on GPIOB (DVOA).
		 */
		i2c = intel_gmbus_get_adapter(dev_priv, gpio);

		intel_dvo->dev = *dvo;

		/* GMBUS NAK handling seems to be unstable, hence let the
		 * transmitter detection run in bit banging mode for now.
		 */
		intel_gmbus_force_bit(i2c, true);

		dvoinit = dvo->dev_ops->init(&intel_dvo->dev, i2c);

		intel_gmbus_force_bit(i2c, false);

		if (!dvoinit)
			continue;

		intel_encoder->type = INTEL_OUTPUT_DVO;
		intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
		switch (dvo->type) {
		case INTEL_DVO_CHIP_TMDS:
			intel_encoder->cloneable = true;
			drm_connector_init(dev, connector,
					   &intel_dvo_connector_funcs,
					   DRM_MODE_CONNECTOR_DVII);
			encoder_type = DRM_MODE_ENCODER_TMDS;
			break;
		case INTEL_DVO_CHIP_LVDS:
			intel_encoder->cloneable = false;
			drm_connector_init(dev, connector,
					   &intel_dvo_connector_funcs,
					   DRM_MODE_CONNECTOR_LVDS);
			encoder_type = DRM_MODE_ENCODER_LVDS;
			break;
		}

		drm_connector_helper_add(connector,
					 &intel_dvo_connector_helper_funcs);
		connector->display_info.subpixel_order = SubPixelHorizontalRGB;
		connector->interlace_allowed = false;
		connector->doublescan_allowed = false;

		drm_encoder_helper_add(&intel_encoder->base,
				       &intel_dvo_helper_funcs);

		intel_connector_attach_encoder(intel_connector, intel_encoder);
		if (dvo->type == INTEL_DVO_CHIP_LVDS) {
			/* For our LVDS chipsets, we should hopefully be able
			 * to dig the fixed panel mode out of the BIOS data.
			 * However, it's in a different format from the BIOS
			 * data on chipsets with integrated LVDS (stored in AIM
			 * headers, likely), so for now, just get the current
			 * mode being output through DVO.
			 */
			intel_dvo->panel_fixed_mode =
				intel_dvo_get_current_mode(connector);
			intel_dvo->panel_wants_dither = true;
		}

		drm_sysfs_connector_add(connector);
		return;
	}

	drm_encoder_cleanup(&intel_encoder->base);
	kfree(intel_dvo);
	kfree(intel_connector);
}
Commit	Line	Data
79e53945 JB	1	/*
	2	* Copyright 2006 Dave Airlie <airlied@linux.ie>
	3	* Copyright © 2006-2007 Intel Corporation
	4	*
	5	* Permission is hereby granted, free of charge, to any person obtaining a
	6	* copy of this software and associated documentation files (the "Software"),
	7	* to deal in the Software without restriction, including without limitation
	8	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
	9	* and/or sell copies of the Software, and to permit persons to whom the
	10	* Software is furnished to do so, subject to the following conditions:
	11	*
	12	* The above copyright notice and this permission notice (including the next
	13	* paragraph) shall be included in all copies or substantial portions of the
	14	* Software.
	15	*
	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	19	* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
	20	* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
	21	* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
	22	* DEALINGS IN THE SOFTWARE.
	23	*
	24	* Authors:
	25	* Eric Anholt <eric@anholt.net>
	26	*/
	27	#include <linux/i2c.h>
5a0e3ad6	28	#include <linux/slab.h>
760285e7 DH	29	#include <drm/drmP.h>
760285e7 DH	30	#include <drm/drm_crtc.h>
79e53945	31	#include "intel_drv.h"
760285e7	32	#include <drm/i915_drm.h>
79e53945 JB	33	#include "i915_drv.h"
	34	#include "dvo.h"
	35
	36	#define SIL164_ADDR 0x38
	37	#define CH7xxx_ADDR 0x76
	38	#define TFP410_ADDR 0x38
7434a255	39	#define NS2501_ADDR 0x38
79e53945	40
ea5b213a	41	static const struct intel_dvo_device intel_dvo_devices[] = {
79e53945 JB	42	{
	43	.type = INTEL_DVO_CHIP_TMDS,
	44	.name = "sil164",
	45	.dvo_reg = DVOC,
	46	.slave_addr = SIL164_ADDR,
	47	.dev_ops = &sil164_ops,
	48	},
	49	{
	50	.type = INTEL_DVO_CHIP_TMDS,
	51	.name = "ch7xxx",
	52	.dvo_reg = DVOC,
	53	.slave_addr = CH7xxx_ADDR,
	54	.dev_ops = &ch7xxx_ops,
	55	},
98304ad1	56	{
	57	.type = INTEL_DVO_CHIP_TMDS,
	58	.name = "ch7xxx",
	59	.dvo_reg = DVOC,
	60	.slave_addr = 0x75, /* For some ch7010 */
	61	.dev_ops = &ch7xxx_ops,
	62	},
79e53945 JB	63	{
	64	.type = INTEL_DVO_CHIP_LVDS,
	65	.name = "ivch",
	66	.dvo_reg = DVOA,
	67	.slave_addr = 0x02, /* Might also be 0x44, 0x84, 0xc4 */
	68	.dev_ops = &ivch_ops,
	69	},
	70	{
	71	.type = INTEL_DVO_CHIP_TMDS,
	72	.name = "tfp410",
	73	.dvo_reg = DVOC,
	74	.slave_addr = TFP410_ADDR,
	75	.dev_ops = &tfp410_ops,
	76	},
	77	{
	78	.type = INTEL_DVO_CHIP_LVDS,
	79	.name = "ch7017",
	80	.dvo_reg = DVOC,
	81	.slave_addr = 0x75,
a6b17b43	82	.gpio = GMBUS_PORT_DPB,
79e53945	83	.dev_ops = &ch7017_ops,
7434a255 TR	84	},
	85	{
	86	.type = INTEL_DVO_CHIP_TMDS,
	87	.name = "ns2501",
	88	.dvo_reg = DVOC,
	89	.slave_addr = NS2501_ADDR,
	90	.dev_ops = &ns2501_ops,
	91	}
79e53945 JB	92	};
79e53945 JB	93
ea5b213a CW	94	struct intel_dvo {
	95	struct intel_encoder base;
	96
	97	struct intel_dvo_device dev;
	98
	99	struct drm_display_mode *panel_fixed_mode;
	100	bool panel_wants_dither;
	101	};
	102
69438e64	103	static struct intel_dvo enc_to_dvo(struct intel_encoder encoder)
ea5b213a	104	{
69438e64	105	return container_of(encoder, struct intel_dvo, base);
ea5b213a CW	106	}
ea5b213a CW	107
df0e9248 CW	108	static struct intel_dvo intel_attached_dvo(struct drm_connector connector)
	109	{
	110	return container_of(intel_attached_encoder(connector),
	111	struct intel_dvo, base);
	112	}
	113
732ce74f	114	static bool intel_dvo_connector_get_hw_state(struct intel_connector *connector)
79e53945	115	{
732ce74f DV	116	struct intel_dvo *intel_dvo = intel_attached_dvo(&connector->base);
	117
	118	return intel_dvo->dev.dev_ops->get_hw_state(&intel_dvo->dev);
	119	}
	120
	121	static bool intel_dvo_get_hw_state(struct intel_encoder *encoder,
	122	enum pipe *pipe)
	123	{
	124	struct drm_device *dev = encoder->base.dev;
	125	struct drm_i915_private *dev_priv = dev->dev_private;
69438e64	126	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
732ce74f DV	127	u32 tmp;
	128
	129	tmp = I915_READ(intel_dvo->dev.dvo_reg);
	130
	131	if (!(tmp & DVO_ENABLE))
	132	return false;
	133
	134	*pipe = PORT_TO_PIPE(tmp);
	135
	136	return true;
	137	}
	138
045ac3b5 JB	139	static void intel_dvo_get_config(struct intel_encoder *encoder,
	140	struct intel_crtc_config *pipe_config)
	141	{
	142	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
69438e64	143	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
045ac3b5 JB	144	u32 tmp, flags = 0;
	145
	146	tmp = I915_READ(intel_dvo->dev.dvo_reg);
	147	if (tmp & DVO_HSYNC_ACTIVE_HIGH)
	148	flags \|= DRM_MODE_FLAG_PHSYNC;
	149	else
	150	flags \|= DRM_MODE_FLAG_NHSYNC;
	151	if (tmp & DVO_VSYNC_ACTIVE_HIGH)
	152	flags \|= DRM_MODE_FLAG_PVSYNC;
	153	else
	154	flags \|= DRM_MODE_FLAG_NVSYNC;
	155
	156	pipe_config->adjusted_mode.flags \|= flags;
	157	}
	158
19c63fa8 DV	159	static void intel_disable_dvo(struct intel_encoder *encoder)
	160	{
	161	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
69438e64	162	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
19c63fa8 DV	163	u32 dvo_reg = intel_dvo->dev.dvo_reg;
	164	u32 temp = I915_READ(dvo_reg);
	165
	166	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
	167	I915_WRITE(dvo_reg, temp & ~DVO_ENABLE);
	168	I915_READ(dvo_reg);
	169	}
	170
	171	static void intel_enable_dvo(struct intel_encoder *encoder)
	172	{
	173	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
69438e64	174	struct intel_dvo *intel_dvo = enc_to_dvo(encoder);
ea5b213a	175	u32 dvo_reg = intel_dvo->dev.dvo_reg;
79e53945 JB	176	u32 temp = I915_READ(dvo_reg);
79e53945 JB	177
19c63fa8 DV	178	I915_WRITE(dvo_reg, temp \| DVO_ENABLE);
	179	I915_READ(dvo_reg);
	180	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
	181	}
	182
6b1c087b	183	/* Special dpms function to support cloning between dvo/sdvo/crt. */
b2cabb0e	184	static void intel_dvo_dpms(struct drm_connector *connector, int mode)
79e53945	185	{
b2cabb0e DV	186	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
	187	struct drm_crtc *crtc;
	188
	189	/* dvo supports only 2 dpms states. */
	190	if (mode != DRM_MODE_DPMS_ON)
	191	mode = DRM_MODE_DPMS_OFF;
	192
	193	if (mode == connector->dpms)
	194	return;
	195
	196	connector->dpms = mode;
	197
	198	/* Only need to change hw state when actually enabled */
	199	crtc = intel_dvo->base.base.crtc;
	200	if (!crtc) {
	201	intel_dvo->base.connectors_active = false;
	202	return;
	203	}
79e53945	204
6b1c087b JN	205	/* We call connector dpms manually below in case pipe dpms doesn't
6b1c087b JN	206	* change due to cloning. */
79e53945	207	if (mode == DRM_MODE_DPMS_ON) {
b2cabb0e DV	208	intel_dvo->base.connectors_active = true;
	209
	210	intel_crtc_update_dpms(crtc);
	211
fac3274c	212	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true);
79e53945	213	} else {
fac3274c	214	intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false);
b2cabb0e DV	215
	216	intel_dvo->base.connectors_active = false;
	217
	218	intel_crtc_update_dpms(crtc);
79e53945	219	}
0a91ca29	220
b980514c	221	intel_modeset_check_state(connector->dev);
79e53945 JB	222	}
79e53945 JB	223
79e53945 JB	224	static int intel_dvo_mode_valid(struct drm_connector *connector,
	225	struct drm_display_mode *mode)
	226	{
df0e9248	227	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
79e53945 JB	228
	229	if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
	230	return MODE_NO_DBLESCAN;
	231
	232	/* XXX: Validate clock range */
	233
ea5b213a CW	234	if (intel_dvo->panel_fixed_mode) {
ea5b213a CW	235	if (mode->hdisplay > intel_dvo->panel_fixed_mode->hdisplay)
79e53945	236	return MODE_PANEL;
ea5b213a	237	if (mode->vdisplay > intel_dvo->panel_fixed_mode->vdisplay)
79e53945 JB	238	return MODE_PANEL;
	239	}
	240
ea5b213a	241	return intel_dvo->dev.dev_ops->mode_valid(&intel_dvo->dev, mode);
79e53945 JB	242	}
	243
	244	static bool intel_dvo_mode_fixup(struct drm_encoder *encoder,
e811f5ae	245	const struct drm_display_mode *mode,
79e53945 JB	246	struct drm_display_mode *adjusted_mode)
79e53945 JB	247	{
69438e64	248	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
79e53945 JB	249
	250	/* If we have timings from the BIOS for the panel, put them in
	251	* to the adjusted mode. The CRTC will be set up for this mode,
	252	* with the panel scaling set up to source from the H/VDisplay
	253	* of the original mode.
	254	*/
ea5b213a CW	255	if (intel_dvo->panel_fixed_mode != NULL) {
ea5b213a CW	256	#define C(x) adjusted_mode->x = intel_dvo->panel_fixed_mode->x
79e53945 JB	257	C(hdisplay);
	258	C(hsync_start);
	259	C(hsync_end);
	260	C(htotal);
	261	C(vdisplay);
	262	C(vsync_start);
	263	C(vsync_end);
	264	C(vtotal);
	265	C(clock);
79e53945 JB	266	#undef C
	267	}
	268
ea5b213a CW	269	if (intel_dvo->dev.dev_ops->mode_fixup)
ea5b213a CW	270	return intel_dvo->dev.dev_ops->mode_fixup(&intel_dvo->dev, mode, adjusted_mode);
79e53945 JB	271
	272	return true;
	273	}
	274
	275	static void intel_dvo_mode_set(struct drm_encoder *encoder,
	276	struct drm_display_mode *mode,
	277	struct drm_display_mode *adjusted_mode)
	278	{
	279	struct drm_device *dev = encoder->dev;
	280	struct drm_i915_private *dev_priv = dev->dev_private;
	281	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
69438e64	282	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
79e53945 JB	283	int pipe = intel_crtc->pipe;
79e53945 JB	284	u32 dvo_val;
ea5b213a	285	u32 dvo_reg = intel_dvo->dev.dvo_reg, dvo_srcdim_reg;
79e53945 JB	286
	287	switch (dvo_reg) {
	288	case DVOA:
	289	default:
	290	dvo_srcdim_reg = DVOA_SRCDIM;
	291	break;
	292	case DVOB:
	293	dvo_srcdim_reg = DVOB_SRCDIM;
	294	break;
	295	case DVOC:
	296	dvo_srcdim_reg = DVOC_SRCDIM;
	297	break;
	298	}
	299
ea5b213a	300	intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev, mode, adjusted_mode);
79e53945 JB	301
	302	/* Save the data order, since I don't know what it should be set to. */
	303	dvo_val = I915_READ(dvo_reg) &
	304	(DVO_PRESERVE_MASK \| DVO_DATA_ORDER_GBRG);
	305	dvo_val \|= DVO_DATA_ORDER_FP \| DVO_BORDER_ENABLE \|
	306	DVO_BLANK_ACTIVE_HIGH;
	307
	308	if (pipe == 1)
	309	dvo_val \|= DVO_PIPE_B_SELECT;
	310	dvo_val \|= DVO_PIPE_STALL;
	311	if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
	312	dvo_val \|= DVO_HSYNC_ACTIVE_HIGH;
	313	if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
	314	dvo_val \|= DVO_VSYNC_ACTIVE_HIGH;
	315
79e53945 JB	316	/*I915_WRITE(DVOB_SRCDIM,
	317	(adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) \|
	318	(adjusted_mode->VDisplay << DVO_SRCDIM_VERTICAL_SHIFT));*/
	319	I915_WRITE(dvo_srcdim_reg,
	320	(adjusted_mode->hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) \|
	321	(adjusted_mode->vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));
	322	/I915_WRITE(DVOB, dvo_val);/
	323	I915_WRITE(dvo_reg, dvo_val);
	324	}
	325
	326	/**
	327	* Detect the output connection on our DVO device.
	328	*
	329	* Unimplemented.
	330	*/
7b334fcb	331	static enum drm_connector_status
930a9e28	332	intel_dvo_detect(struct drm_connector *connector, bool force)
79e53945	333	{
df0e9248	334	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
164c8598 CW	335	DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
164c8598 CW	336	connector->base.id, drm_get_connector_name(connector));
ea5b213a	337	return intel_dvo->dev.dev_ops->detect(&intel_dvo->dev);
79e53945 JB	338	}
	339
	340	static int intel_dvo_get_modes(struct drm_connector *connector)
	341	{
df0e9248	342	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
f899fc64	343	struct drm_i915_private *dev_priv = connector->dev->dev_private;
79e53945 JB	344
	345	/* We should probably have an i2c driver get_modes function for those
	346	* devices which will have a fixed set of modes determined by the chip
	347	* (TV-out, for example), but for now with just TMDS and LVDS,
	348	* that's not the case.
	349	*/
f899fc64	350	intel_ddc_get_modes(connector,
3bd7d909	351	intel_gmbus_get_adapter(dev_priv, GMBUS_PORT_DPC));
79e53945 JB	352	if (!list_empty(&connector->probed_modes))
	353	return 1;
	354
ea5b213a	355	if (intel_dvo->panel_fixed_mode != NULL) {
79e53945	356	struct drm_display_mode *mode;
ea5b213a	357	mode = drm_mode_duplicate(connector->dev, intel_dvo->panel_fixed_mode);
79e53945 JB	358	if (mode) {
	359	drm_mode_probed_add(connector, mode);
	360	return 1;
	361	}
	362	}
ea5b213a	363
79e53945 JB	364	return 0;
	365	}
	366
ea5b213a	367	static void intel_dvo_destroy(struct drm_connector *connector)
79e53945	368	{
79e53945 JB	369	drm_sysfs_connector_remove(connector);
79e53945 JB	370	drm_connector_cleanup(connector);
599be16c	371	kfree(connector);
79e53945	372	}
79e53945 JB	373
79e53945 JB	374	static const struct drm_encoder_helper_funcs intel_dvo_helper_funcs = {
79e53945	375	.mode_fixup = intel_dvo_mode_fixup,
79e53945	376	.mode_set = intel_dvo_mode_set,
79e53945 JB	377	};
	378
	379	static const struct drm_connector_funcs intel_dvo_connector_funcs = {
b2cabb0e	380	.dpms = intel_dvo_dpms,
79e53945 JB	381	.detect = intel_dvo_detect,
	382	.destroy = intel_dvo_destroy,
	383	.fill_modes = drm_helper_probe_single_connector_modes,
	384	};
	385
	386	static const struct drm_connector_helper_funcs intel_dvo_connector_helper_funcs = {
	387	.mode_valid = intel_dvo_mode_valid,
	388	.get_modes = intel_dvo_get_modes,
df0e9248	389	.best_encoder = intel_best_encoder,
79e53945 JB	390	};
79e53945 JB	391
b358d0a6	392	static void intel_dvo_enc_destroy(struct drm_encoder *encoder)
79e53945	393	{
69438e64	394	struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder));
ea5b213a CW	395
	396	if (intel_dvo->dev.dev_ops->destroy)
	397	intel_dvo->dev.dev_ops->destroy(&intel_dvo->dev);
	398
	399	kfree(intel_dvo->panel_fixed_mode);
	400
	401	intel_encoder_destroy(encoder);
79e53945 JB	402	}
	403
	404	static const struct drm_encoder_funcs intel_dvo_enc_funcs = {
	405	.destroy = intel_dvo_enc_destroy,
	406	};
	407
79e53945 JB	408	/**
	409	* Attempts to get a fixed panel timing for LVDS (currently only the i830).
	410	*
	411	* Other chips with DVO LVDS will need to extend this to deal with the LVDS
	412	* chip being on DVOB/C and having multiple pipes.
	413	*/
	414	static struct drm_display_mode *
ea5b213a	415	intel_dvo_get_current_mode(struct drm_connector *connector)
79e53945 JB	416	{
	417	struct drm_device *dev = connector->dev;
	418	struct drm_i915_private *dev_priv = dev->dev_private;
df0e9248	419	struct intel_dvo *intel_dvo = intel_attached_dvo(connector);
ea5b213a	420	uint32_t dvo_val = I915_READ(intel_dvo->dev.dvo_reg);
79e53945 JB	421	struct drm_display_mode *mode = NULL;
	422
	423	/* If the DVO port is active, that'll be the LVDS, so we can pull out
	424	* its timings to get how the BIOS set up the panel.
	425	*/
	426	if (dvo_val & DVO_ENABLE) {
	427	struct drm_crtc *crtc;
	428	int pipe = (dvo_val & DVO_PIPE_B_SELECT) ? 1 : 0;
	429
f875c15a	430	crtc = intel_get_crtc_for_pipe(dev, pipe);
79e53945 JB	431	if (crtc) {
79e53945 JB	432	mode = intel_crtc_mode_get(dev, crtc);
79e53945 JB	433	if (mode) {
	434	mode->type \|= DRM_MODE_TYPE_PREFERRED;
	435	if (dvo_val & DVO_HSYNC_ACTIVE_HIGH)
	436	mode->flags \|= DRM_MODE_FLAG_PHSYNC;
	437	if (dvo_val & DVO_VSYNC_ACTIVE_HIGH)
	438	mode->flags \|= DRM_MODE_FLAG_PVSYNC;
	439	}
	440	}
	441	}
ea5b213a	442
79e53945 JB	443	return mode;
	444	}
	445
	446	void intel_dvo_init(struct drm_device *dev)
	447	{
f899fc64	448	struct drm_i915_private *dev_priv = dev->dev_private;
21d40d37	449	struct intel_encoder *intel_encoder;
ea5b213a	450	struct intel_dvo *intel_dvo;
599be16c	451	struct intel_connector *intel_connector;
79e53945	452	int i;
79e53945	453	int encoder_type = DRM_MODE_ENCODER_NONE;
ea5b213a CW	454
	455	intel_dvo = kzalloc(sizeof(struct intel_dvo), GFP_KERNEL);
	456	if (!intel_dvo)
79e53945 JB	457	return;
79e53945 JB	458
599be16c ZW	459	intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
599be16c ZW	460	if (!intel_connector) {
ea5b213a	461	kfree(intel_dvo);
599be16c ZW	462	return;
	463	}
	464
ea5b213a	465	intel_encoder = &intel_dvo->base;
373a3cf7 CW	466	drm_encoder_init(dev, &intel_encoder->base,
373a3cf7 CW	467	&intel_dvo_enc_funcs, encoder_type);
ea5b213a	468
19c63fa8 DV	469	intel_encoder->disable = intel_disable_dvo;
19c63fa8 DV	470	intel_encoder->enable = intel_enable_dvo;
732ce74f	471	intel_encoder->get_hw_state = intel_dvo_get_hw_state;
045ac3b5	472	intel_encoder->get_config = intel_dvo_get_config;
732ce74f	473	intel_connector->get_hw_state = intel_dvo_connector_get_hw_state;
19c63fa8	474
79e53945 JB	475	/* Now, try to find a controller */
79e53945 JB	476	for (i = 0; i < ARRAY_SIZE(intel_dvo_devices); i++) {
599be16c	477	struct drm_connector *connector = &intel_connector->base;
ea5b213a	478	const struct intel_dvo_device *dvo = &intel_dvo_devices[i];
f899fc64	479	struct i2c_adapter *i2c;
79e53945	480	int gpio;
e4bfff54	481	bool dvoinit;
79e53945	482
79e53945 JB	483	/* Allow the I2C driver info to specify the GPIO to be used in
	484	* special cases, but otherwise default to what's defined
	485	* in the spec.
	486	*/
3bd7d909	487	if (intel_gmbus_is_port_valid(dvo->gpio))
79e53945 JB	488	gpio = dvo->gpio;
79e53945 JB	489	else if (dvo->type == INTEL_DVO_CHIP_LVDS)
f573c660	490	gpio = GMBUS_PORT_SSC;
79e53945	491	else
a6b17b43	492	gpio = GMBUS_PORT_DPB;
79e53945 JB	493
	494	/* Set up the I2C bus necessary for the chip we're probing.
	495	* It appears that everything is on GPIOE except for panels
	496	* on i830 laptops, which are on GPIOB (DVOA).
	497	*/
3bd7d909	498	i2c = intel_gmbus_get_adapter(dev_priv, gpio);
79e53945	499
ea5b213a	500	intel_dvo->dev = *dvo;
e4bfff54 DMEA	501
	502	/* GMBUS NAK handling seems to be unstable, hence let the
	503	* transmitter detection run in bit banging mode for now.
	504	*/
	505	intel_gmbus_force_bit(i2c, true);
	506
	507	dvoinit = dvo->dev_ops->init(&intel_dvo->dev, i2c);
	508
	509	intel_gmbus_force_bit(i2c, false);
	510
	511	if (!dvoinit)
79e53945 JB	512	continue;
79e53945 JB	513
21d40d37 EA	514	intel_encoder->type = INTEL_OUTPUT_DVO;
21d40d37 EA	515	intel_encoder->crtc_mask = (1 << 0) \| (1 << 1);
79e53945 JB	516	switch (dvo->type) {
79e53945 JB	517	case INTEL_DVO_CHIP_TMDS:
66a9278e	518	intel_encoder->cloneable = true;
79e53945 JB	519	drm_connector_init(dev, connector,
	520	&intel_dvo_connector_funcs,
	521	DRM_MODE_CONNECTOR_DVII);
	522	encoder_type = DRM_MODE_ENCODER_TMDS;
	523	break;
	524	case INTEL_DVO_CHIP_LVDS:
66a9278e	525	intel_encoder->cloneable = false;
79e53945 JB	526	drm_connector_init(dev, connector,
	527	&intel_dvo_connector_funcs,
	528	DRM_MODE_CONNECTOR_LVDS);
	529	encoder_type = DRM_MODE_ENCODER_LVDS;
	530	break;
	531	}
	532
	533	drm_connector_helper_add(connector,
	534	&intel_dvo_connector_helper_funcs);
	535	connector->display_info.subpixel_order = SubPixelHorizontalRGB;
	536	connector->interlace_allowed = false;
	537	connector->doublescan_allowed = false;
	538
4ef69c7a	539	drm_encoder_helper_add(&intel_encoder->base,
79e53945 JB	540	&intel_dvo_helper_funcs);
79e53945 JB	541
df0e9248	542	intel_connector_attach_encoder(intel_connector, intel_encoder);
79e53945 JB	543	if (dvo->type == INTEL_DVO_CHIP_LVDS) {
	544	/* For our LVDS chipsets, we should hopefully be able
	545	* to dig the fixed panel mode out of the BIOS data.
	546	* However, it's in a different format from the BIOS
	547	* data on chipsets with integrated LVDS (stored in AIM
	548	* headers, likely), so for now, just get the current
	549	* mode being output through DVO.
	550	*/
ea5b213a	551	intel_dvo->panel_fixed_mode =
79e53945	552	intel_dvo_get_current_mode(connector);
ea5b213a	553	intel_dvo->panel_wants_dither = true;
79e53945 JB	554	}
	555
	556	drm_sysfs_connector_add(connector);
	557	return;
	558	}
	559
373a3cf7	560	drm_encoder_cleanup(&intel_encoder->base);
ea5b213a	561	kfree(intel_dvo);
599be16c	562	kfree(intel_connector);
79e53945	563	}