]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2007 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | */ | |
27 | #include <linux/i2c.h> | |
5a0e3ad6 | 28 | #include <linux/slab.h> |
760285e7 | 29 | #include <drm/drmP.h> |
c6f95f27 | 30 | #include <drm/drm_atomic_helper.h> |
760285e7 | 31 | #include <drm/drm_crtc.h> |
79e53945 | 32 | #include "intel_drv.h" |
760285e7 | 33 | #include <drm/i915_drm.h> |
79e53945 JB |
34 | #include "i915_drv.h" |
35 | #include "dvo.h" | |
36 | ||
37 | #define SIL164_ADDR 0x38 | |
38 | #define CH7xxx_ADDR 0x76 | |
39 | #define TFP410_ADDR 0x38 | |
7434a255 | 40 | #define NS2501_ADDR 0x38 |
79e53945 | 41 | |
ea5b213a | 42 | static const struct intel_dvo_device intel_dvo_devices[] = { |
79e53945 JB |
43 | { |
44 | .type = INTEL_DVO_CHIP_TMDS, | |
45 | .name = "sil164", | |
46 | .dvo_reg = DVOC, | |
78e0d2e3 | 47 | .dvo_srcdim_reg = DVOC_SRCDIM, |
79e53945 JB |
48 | .slave_addr = SIL164_ADDR, |
49 | .dev_ops = &sil164_ops, | |
50 | }, | |
51 | { | |
52 | .type = INTEL_DVO_CHIP_TMDS, | |
53 | .name = "ch7xxx", | |
54 | .dvo_reg = DVOC, | |
78e0d2e3 | 55 | .dvo_srcdim_reg = DVOC_SRCDIM, |
79e53945 JB |
56 | .slave_addr = CH7xxx_ADDR, |
57 | .dev_ops = &ch7xxx_ops, | |
58 | }, | |
98304ad1 | 59 | { |
60 | .type = INTEL_DVO_CHIP_TMDS, | |
61 | .name = "ch7xxx", | |
62 | .dvo_reg = DVOC, | |
78e0d2e3 | 63 | .dvo_srcdim_reg = DVOC_SRCDIM, |
98304ad1 | 64 | .slave_addr = 0x75, /* For some ch7010 */ |
65 | .dev_ops = &ch7xxx_ops, | |
66 | }, | |
79e53945 JB |
67 | { |
68 | .type = INTEL_DVO_CHIP_LVDS, | |
69 | .name = "ivch", | |
70 | .dvo_reg = DVOA, | |
78e0d2e3 | 71 | .dvo_srcdim_reg = DVOA_SRCDIM, |
79e53945 JB |
72 | .slave_addr = 0x02, /* Might also be 0x44, 0x84, 0xc4 */ |
73 | .dev_ops = &ivch_ops, | |
74 | }, | |
75 | { | |
76 | .type = INTEL_DVO_CHIP_TMDS, | |
77 | .name = "tfp410", | |
78 | .dvo_reg = DVOC, | |
78e0d2e3 | 79 | .dvo_srcdim_reg = DVOC_SRCDIM, |
79e53945 JB |
80 | .slave_addr = TFP410_ADDR, |
81 | .dev_ops = &tfp410_ops, | |
82 | }, | |
83 | { | |
84 | .type = INTEL_DVO_CHIP_LVDS, | |
85 | .name = "ch7017", | |
86 | .dvo_reg = DVOC, | |
78e0d2e3 | 87 | .dvo_srcdim_reg = DVOC_SRCDIM, |
79e53945 | 88 | .slave_addr = 0x75, |
988c7015 | 89 | .gpio = GMBUS_PIN_DPB, |
79e53945 | 90 | .dev_ops = &ch7017_ops, |
7434a255 TR |
91 | }, |
92 | { | |
93 | .type = INTEL_DVO_CHIP_TMDS, | |
94 | .name = "ns2501", | |
316e0157 | 95 | .dvo_reg = DVOB, |
78e0d2e3 | 96 | .dvo_srcdim_reg = DVOB_SRCDIM, |
7434a255 TR |
97 | .slave_addr = NS2501_ADDR, |
98 | .dev_ops = &ns2501_ops, | |
99 | } | |
79e53945 JB |
100 | }; |
101 | ||
ea5b213a CW |
102 | struct intel_dvo { |
103 | struct intel_encoder base; | |
104 | ||
105 | struct intel_dvo_device dev; | |
106 | ||
28694070 VS |
107 | struct intel_connector *attached_connector; |
108 | ||
ea5b213a CW |
109 | bool panel_wants_dither; |
110 | }; | |
111 | ||
69438e64 | 112 | static struct intel_dvo *enc_to_dvo(struct intel_encoder *encoder) |
ea5b213a | 113 | { |
69438e64 | 114 | return container_of(encoder, struct intel_dvo, base); |
ea5b213a CW |
115 | } |
116 | ||
df0e9248 CW |
117 | static struct intel_dvo *intel_attached_dvo(struct drm_connector *connector) |
118 | { | |
79fde301 | 119 | return enc_to_dvo(intel_attached_encoder(connector)); |
df0e9248 CW |
120 | } |
121 | ||
732ce74f | 122 | static bool intel_dvo_connector_get_hw_state(struct intel_connector *connector) |
79e53945 | 123 | { |
f417c11b | 124 | struct drm_device *dev = connector->base.dev; |
fac5e23e | 125 | struct drm_i915_private *dev_priv = to_i915(dev); |
732ce74f | 126 | struct intel_dvo *intel_dvo = intel_attached_dvo(&connector->base); |
f417c11b VS |
127 | u32 tmp; |
128 | ||
129 | tmp = I915_READ(intel_dvo->dev.dvo_reg); | |
130 | ||
131 | if (!(tmp & DVO_ENABLE)) | |
132 | return false; | |
732ce74f DV |
133 | |
134 | return intel_dvo->dev.dev_ops->get_hw_state(&intel_dvo->dev); | |
135 | } | |
136 | ||
137 | static bool intel_dvo_get_hw_state(struct intel_encoder *encoder, | |
138 | enum pipe *pipe) | |
139 | { | |
140 | struct drm_device *dev = encoder->base.dev; | |
fac5e23e | 141 | struct drm_i915_private *dev_priv = to_i915(dev); |
69438e64 | 142 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
732ce74f DV |
143 | u32 tmp; |
144 | ||
145 | tmp = I915_READ(intel_dvo->dev.dvo_reg); | |
146 | ||
147 | if (!(tmp & DVO_ENABLE)) | |
148 | return false; | |
149 | ||
150 | *pipe = PORT_TO_PIPE(tmp); | |
151 | ||
152 | return true; | |
153 | } | |
154 | ||
045ac3b5 | 155 | static void intel_dvo_get_config(struct intel_encoder *encoder, |
5cec258b | 156 | struct intel_crtc_state *pipe_config) |
045ac3b5 | 157 | { |
fac5e23e | 158 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
69438e64 | 159 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
045ac3b5 JB |
160 | u32 tmp, flags = 0; |
161 | ||
162 | tmp = I915_READ(intel_dvo->dev.dvo_reg); | |
163 | if (tmp & DVO_HSYNC_ACTIVE_HIGH) | |
164 | flags |= DRM_MODE_FLAG_PHSYNC; | |
165 | else | |
166 | flags |= DRM_MODE_FLAG_NHSYNC; | |
167 | if (tmp & DVO_VSYNC_ACTIVE_HIGH) | |
168 | flags |= DRM_MODE_FLAG_PVSYNC; | |
169 | else | |
170 | flags |= DRM_MODE_FLAG_NVSYNC; | |
171 | ||
2d112de7 | 172 | pipe_config->base.adjusted_mode.flags |= flags; |
18442d08 | 173 | |
2d112de7 | 174 | pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; |
045ac3b5 JB |
175 | } |
176 | ||
fd6bbda9 ML |
177 | static void intel_disable_dvo(struct intel_encoder *encoder, |
178 | struct intel_crtc_state *old_crtc_state, | |
179 | struct drm_connector_state *old_conn_state) | |
19c63fa8 | 180 | { |
fac5e23e | 181 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
69438e64 | 182 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
f0f59a00 | 183 | i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; |
19c63fa8 DV |
184 | u32 temp = I915_READ(dvo_reg); |
185 | ||
186 | intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, false); | |
187 | I915_WRITE(dvo_reg, temp & ~DVO_ENABLE); | |
188 | I915_READ(dvo_reg); | |
189 | } | |
190 | ||
fd6bbda9 ML |
191 | static void intel_enable_dvo(struct intel_encoder *encoder, |
192 | struct intel_crtc_state *pipe_config, | |
193 | struct drm_connector_state *conn_state) | |
19c63fa8 | 194 | { |
fac5e23e | 195 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
69438e64 | 196 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
f0f59a00 | 197 | i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; |
79e53945 JB |
198 | u32 temp = I915_READ(dvo_reg); |
199 | ||
48f34e10 | 200 | intel_dvo->dev.dev_ops->mode_set(&intel_dvo->dev, |
ae9a911b ML |
201 | &pipe_config->base.mode, |
202 | &pipe_config->base.adjusted_mode); | |
48f34e10 | 203 | |
c9c054c2 VS |
204 | I915_WRITE(dvo_reg, temp | DVO_ENABLE); |
205 | I915_READ(dvo_reg); | |
206 | ||
19c63fa8 DV |
207 | intel_dvo->dev.dev_ops->dpms(&intel_dvo->dev, true); |
208 | } | |
209 | ||
c19de8eb DL |
210 | static enum drm_mode_status |
211 | intel_dvo_mode_valid(struct drm_connector *connector, | |
212 | struct drm_display_mode *mode) | |
79e53945 | 213 | { |
df0e9248 | 214 | struct intel_dvo *intel_dvo = intel_attached_dvo(connector); |
28694070 VS |
215 | const struct drm_display_mode *fixed_mode = |
216 | to_intel_connector(connector)->panel.fixed_mode; | |
26a91555 MK |
217 | int max_dotclk = to_i915(connector->dev)->max_dotclk_freq; |
218 | int target_clock = mode->clock; | |
79e53945 JB |
219 | |
220 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
221 | return MODE_NO_DBLESCAN; | |
222 | ||
223 | /* XXX: Validate clock range */ | |
224 | ||
28694070 VS |
225 | if (fixed_mode) { |
226 | if (mode->hdisplay > fixed_mode->hdisplay) | |
79e53945 | 227 | return MODE_PANEL; |
28694070 | 228 | if (mode->vdisplay > fixed_mode->vdisplay) |
79e53945 | 229 | return MODE_PANEL; |
26a91555 | 230 | |
28694070 | 231 | target_clock = fixed_mode->clock; |
79e53945 JB |
232 | } |
233 | ||
26a91555 MK |
234 | if (target_clock > max_dotclk) |
235 | return MODE_CLOCK_HIGH; | |
236 | ||
ea5b213a | 237 | return intel_dvo->dev.dev_ops->mode_valid(&intel_dvo->dev, mode); |
79e53945 JB |
238 | } |
239 | ||
a3470375 | 240 | static bool intel_dvo_compute_config(struct intel_encoder *encoder, |
0a478c27 ML |
241 | struct intel_crtc_state *pipe_config, |
242 | struct drm_connector_state *conn_state) | |
79e53945 | 243 | { |
a3470375 | 244 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
28694070 VS |
245 | const struct drm_display_mode *fixed_mode = |
246 | intel_dvo->attached_connector->panel.fixed_mode; | |
2d112de7 | 247 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
79e53945 JB |
248 | |
249 | /* If we have timings from the BIOS for the panel, put them in | |
250 | * to the adjusted mode. The CRTC will be set up for this mode, | |
251 | * with the panel scaling set up to source from the H/VDisplay | |
252 | * of the original mode. | |
253 | */ | |
28694070 VS |
254 | if (fixed_mode) |
255 | intel_fixed_panel_mode(fixed_mode, adjusted_mode); | |
79e53945 | 256 | |
79e53945 JB |
257 | return true; |
258 | } | |
259 | ||
fd6bbda9 ML |
260 | static void intel_dvo_pre_enable(struct intel_encoder *encoder, |
261 | struct intel_crtc_state *pipe_config, | |
262 | struct drm_connector_state *conn_state) | |
79e53945 | 263 | { |
ae9a911b ML |
264 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
265 | struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc); | |
266 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; | |
79fde301 DV |
267 | struct intel_dvo *intel_dvo = enc_to_dvo(encoder); |
268 | int pipe = crtc->pipe; | |
79e53945 | 269 | u32 dvo_val; |
f0f59a00 VS |
270 | i915_reg_t dvo_reg = intel_dvo->dev.dvo_reg; |
271 | i915_reg_t dvo_srcdim_reg = intel_dvo->dev.dvo_srcdim_reg; | |
79e53945 | 272 | |
79e53945 JB |
273 | /* Save the data order, since I don't know what it should be set to. */ |
274 | dvo_val = I915_READ(dvo_reg) & | |
275 | (DVO_PRESERVE_MASK | DVO_DATA_ORDER_GBRG); | |
276 | dvo_val |= DVO_DATA_ORDER_FP | DVO_BORDER_ENABLE | | |
277 | DVO_BLANK_ACTIVE_HIGH; | |
278 | ||
279 | if (pipe == 1) | |
280 | dvo_val |= DVO_PIPE_B_SELECT; | |
281 | dvo_val |= DVO_PIPE_STALL; | |
282 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
283 | dvo_val |= DVO_HSYNC_ACTIVE_HIGH; | |
284 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) | |
285 | dvo_val |= DVO_VSYNC_ACTIVE_HIGH; | |
286 | ||
79e53945 | 287 | /*I915_WRITE(DVOB_SRCDIM, |
aad941d5 VS |
288 | (adjusted_mode->crtc_hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) | |
289 | (adjusted_mode->crtc_vdisplay << DVO_SRCDIM_VERTICAL_SHIFT));*/ | |
79e53945 | 290 | I915_WRITE(dvo_srcdim_reg, |
aad941d5 VS |
291 | (adjusted_mode->crtc_hdisplay << DVO_SRCDIM_HORIZONTAL_SHIFT) | |
292 | (adjusted_mode->crtc_vdisplay << DVO_SRCDIM_VERTICAL_SHIFT)); | |
79e53945 JB |
293 | /*I915_WRITE(DVOB, dvo_val);*/ |
294 | I915_WRITE(dvo_reg, dvo_val); | |
295 | } | |
296 | ||
297 | /** | |
298 | * Detect the output connection on our DVO device. | |
299 | * | |
300 | * Unimplemented. | |
301 | */ | |
7b334fcb | 302 | static enum drm_connector_status |
930a9e28 | 303 | intel_dvo_detect(struct drm_connector *connector, bool force) |
79e53945 | 304 | { |
df0e9248 | 305 | struct intel_dvo *intel_dvo = intel_attached_dvo(connector); |
164c8598 | 306 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 307 | connector->base.id, connector->name); |
ea5b213a | 308 | return intel_dvo->dev.dev_ops->detect(&intel_dvo->dev); |
79e53945 JB |
309 | } |
310 | ||
311 | static int intel_dvo_get_modes(struct drm_connector *connector) | |
312 | { | |
fac5e23e | 313 | struct drm_i915_private *dev_priv = to_i915(connector->dev); |
28694070 VS |
314 | const struct drm_display_mode *fixed_mode = |
315 | to_intel_connector(connector)->panel.fixed_mode; | |
79e53945 JB |
316 | |
317 | /* We should probably have an i2c driver get_modes function for those | |
318 | * devices which will have a fixed set of modes determined by the chip | |
319 | * (TV-out, for example), but for now with just TMDS and LVDS, | |
320 | * that's not the case. | |
321 | */ | |
f899fc64 | 322 | intel_ddc_get_modes(connector, |
988c7015 | 323 | intel_gmbus_get_adapter(dev_priv, GMBUS_PIN_DPC)); |
79e53945 JB |
324 | if (!list_empty(&connector->probed_modes)) |
325 | return 1; | |
326 | ||
28694070 | 327 | if (fixed_mode) { |
79e53945 | 328 | struct drm_display_mode *mode; |
28694070 | 329 | mode = drm_mode_duplicate(connector->dev, fixed_mode); |
79e53945 JB |
330 | if (mode) { |
331 | drm_mode_probed_add(connector, mode); | |
332 | return 1; | |
333 | } | |
334 | } | |
ea5b213a | 335 | |
79e53945 JB |
336 | return 0; |
337 | } | |
338 | ||
ea5b213a | 339 | static void intel_dvo_destroy(struct drm_connector *connector) |
79e53945 | 340 | { |
79e53945 | 341 | drm_connector_cleanup(connector); |
28694070 | 342 | intel_panel_fini(&to_intel_connector(connector)->panel); |
599be16c | 343 | kfree(connector); |
79e53945 | 344 | } |
79e53945 | 345 | |
79e53945 | 346 | static const struct drm_connector_funcs intel_dvo_connector_funcs = { |
4d688a2a | 347 | .dpms = drm_atomic_helper_connector_dpms, |
79e53945 | 348 | .detect = intel_dvo_detect, |
1ebaa0b9 | 349 | .late_register = intel_connector_register, |
c191eca1 | 350 | .early_unregister = intel_connector_unregister, |
79e53945 JB |
351 | .destroy = intel_dvo_destroy, |
352 | .fill_modes = drm_helper_probe_single_connector_modes, | |
2545e4a6 | 353 | .atomic_get_property = intel_connector_atomic_get_property, |
c6f95f27 | 354 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
98969725 | 355 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, |
79e53945 JB |
356 | }; |
357 | ||
358 | static const struct drm_connector_helper_funcs intel_dvo_connector_helper_funcs = { | |
359 | .mode_valid = intel_dvo_mode_valid, | |
360 | .get_modes = intel_dvo_get_modes, | |
79e53945 JB |
361 | }; |
362 | ||
b358d0a6 | 363 | static void intel_dvo_enc_destroy(struct drm_encoder *encoder) |
79e53945 | 364 | { |
69438e64 | 365 | struct intel_dvo *intel_dvo = enc_to_dvo(to_intel_encoder(encoder)); |
ea5b213a CW |
366 | |
367 | if (intel_dvo->dev.dev_ops->destroy) | |
368 | intel_dvo->dev.dev_ops->destroy(&intel_dvo->dev); | |
369 | ||
ea5b213a | 370 | intel_encoder_destroy(encoder); |
79e53945 JB |
371 | } |
372 | ||
373 | static const struct drm_encoder_funcs intel_dvo_enc_funcs = { | |
374 | .destroy = intel_dvo_enc_destroy, | |
375 | }; | |
376 | ||
79e53945 JB |
377 | /** |
378 | * Attempts to get a fixed panel timing for LVDS (currently only the i830). | |
379 | * | |
380 | * Other chips with DVO LVDS will need to extend this to deal with the LVDS | |
381 | * chip being on DVOB/C and having multiple pipes. | |
382 | */ | |
383 | static struct drm_display_mode * | |
ea5b213a | 384 | intel_dvo_get_current_mode(struct drm_connector *connector) |
79e53945 JB |
385 | { |
386 | struct drm_device *dev = connector->dev; | |
fac5e23e | 387 | struct drm_i915_private *dev_priv = to_i915(dev); |
df0e9248 | 388 | struct intel_dvo *intel_dvo = intel_attached_dvo(connector); |
ea5b213a | 389 | uint32_t dvo_val = I915_READ(intel_dvo->dev.dvo_reg); |
79e53945 JB |
390 | struct drm_display_mode *mode = NULL; |
391 | ||
392 | /* If the DVO port is active, that'll be the LVDS, so we can pull out | |
393 | * its timings to get how the BIOS set up the panel. | |
394 | */ | |
395 | if (dvo_val & DVO_ENABLE) { | |
396 | struct drm_crtc *crtc; | |
397 | int pipe = (dvo_val & DVO_PIPE_B_SELECT) ? 1 : 0; | |
398 | ||
f875c15a | 399 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
79e53945 JB |
400 | if (crtc) { |
401 | mode = intel_crtc_mode_get(dev, crtc); | |
79e53945 JB |
402 | if (mode) { |
403 | mode->type |= DRM_MODE_TYPE_PREFERRED; | |
404 | if (dvo_val & DVO_HSYNC_ACTIVE_HIGH) | |
405 | mode->flags |= DRM_MODE_FLAG_PHSYNC; | |
406 | if (dvo_val & DVO_VSYNC_ACTIVE_HIGH) | |
407 | mode->flags |= DRM_MODE_FLAG_PVSYNC; | |
408 | } | |
409 | } | |
410 | } | |
ea5b213a | 411 | |
79e53945 JB |
412 | return mode; |
413 | } | |
414 | ||
580d8ed5 VS |
415 | static char intel_dvo_port_name(i915_reg_t dvo_reg) |
416 | { | |
417 | if (i915_mmio_reg_equal(dvo_reg, DVOA)) | |
418 | return 'A'; | |
419 | else if (i915_mmio_reg_equal(dvo_reg, DVOB)) | |
420 | return 'B'; | |
421 | else if (i915_mmio_reg_equal(dvo_reg, DVOC)) | |
422 | return 'C'; | |
423 | else | |
424 | return '?'; | |
425 | } | |
426 | ||
79e53945 JB |
427 | void intel_dvo_init(struct drm_device *dev) |
428 | { | |
fac5e23e | 429 | struct drm_i915_private *dev_priv = to_i915(dev); |
21d40d37 | 430 | struct intel_encoder *intel_encoder; |
ea5b213a | 431 | struct intel_dvo *intel_dvo; |
599be16c | 432 | struct intel_connector *intel_connector; |
79e53945 | 433 | int i; |
79e53945 | 434 | int encoder_type = DRM_MODE_ENCODER_NONE; |
ea5b213a | 435 | |
b14c5679 | 436 | intel_dvo = kzalloc(sizeof(*intel_dvo), GFP_KERNEL); |
ea5b213a | 437 | if (!intel_dvo) |
79e53945 JB |
438 | return; |
439 | ||
9bdbd0b9 | 440 | intel_connector = intel_connector_alloc(); |
599be16c | 441 | if (!intel_connector) { |
ea5b213a | 442 | kfree(intel_dvo); |
599be16c ZW |
443 | return; |
444 | } | |
445 | ||
28694070 VS |
446 | intel_dvo->attached_connector = intel_connector; |
447 | ||
ea5b213a CW |
448 | intel_encoder = &intel_dvo->base; |
449 | ||
19c63fa8 DV |
450 | intel_encoder->disable = intel_disable_dvo; |
451 | intel_encoder->enable = intel_enable_dvo; | |
732ce74f | 452 | intel_encoder->get_hw_state = intel_dvo_get_hw_state; |
045ac3b5 | 453 | intel_encoder->get_config = intel_dvo_get_config; |
a3470375 | 454 | intel_encoder->compute_config = intel_dvo_compute_config; |
912b0e2d | 455 | intel_encoder->pre_enable = intel_dvo_pre_enable; |
732ce74f | 456 | intel_connector->get_hw_state = intel_dvo_connector_get_hw_state; |
19c63fa8 | 457 | |
79e53945 JB |
458 | /* Now, try to find a controller */ |
459 | for (i = 0; i < ARRAY_SIZE(intel_dvo_devices); i++) { | |
599be16c | 460 | struct drm_connector *connector = &intel_connector->base; |
ea5b213a | 461 | const struct intel_dvo_device *dvo = &intel_dvo_devices[i]; |
f899fc64 | 462 | struct i2c_adapter *i2c; |
79e53945 | 463 | int gpio; |
e4bfff54 | 464 | bool dvoinit; |
46509475 | 465 | enum pipe pipe; |
699ab787 | 466 | uint32_t dpll[I915_MAX_PIPES]; |
79e53945 | 467 | |
79e53945 JB |
468 | /* Allow the I2C driver info to specify the GPIO to be used in |
469 | * special cases, but otherwise default to what's defined | |
470 | * in the spec. | |
471 | */ | |
88ac7939 | 472 | if (intel_gmbus_is_valid_pin(dev_priv, dvo->gpio)) |
79e53945 JB |
473 | gpio = dvo->gpio; |
474 | else if (dvo->type == INTEL_DVO_CHIP_LVDS) | |
988c7015 | 475 | gpio = GMBUS_PIN_SSC; |
79e53945 | 476 | else |
988c7015 | 477 | gpio = GMBUS_PIN_DPB; |
79e53945 JB |
478 | |
479 | /* Set up the I2C bus necessary for the chip we're probing. | |
480 | * It appears that everything is on GPIOE except for panels | |
481 | * on i830 laptops, which are on GPIOB (DVOA). | |
482 | */ | |
3bd7d909 | 483 | i2c = intel_gmbus_get_adapter(dev_priv, gpio); |
79e53945 | 484 | |
ea5b213a | 485 | intel_dvo->dev = *dvo; |
e4bfff54 DMEA |
486 | |
487 | /* GMBUS NAK handling seems to be unstable, hence let the | |
488 | * transmitter detection run in bit banging mode for now. | |
489 | */ | |
490 | intel_gmbus_force_bit(i2c, true); | |
491 | ||
46509475 VS |
492 | /* ns2501 requires the DVO 2x clock before it will |
493 | * respond to i2c accesses, so make sure we have | |
494 | * have the clock enabled before we attempt to | |
495 | * initialize the device. | |
496 | */ | |
497 | for_each_pipe(dev_priv, pipe) { | |
498 | dpll[pipe] = I915_READ(DPLL(pipe)); | |
499 | I915_WRITE(DPLL(pipe), dpll[pipe] | DPLL_DVO_2X_MODE); | |
500 | } | |
501 | ||
e4bfff54 DMEA |
502 | dvoinit = dvo->dev_ops->init(&intel_dvo->dev, i2c); |
503 | ||
46509475 VS |
504 | /* restore the DVO 2x clock state to original */ |
505 | for_each_pipe(dev_priv, pipe) { | |
506 | I915_WRITE(DPLL(pipe), dpll[pipe]); | |
507 | } | |
508 | ||
e4bfff54 DMEA |
509 | intel_gmbus_force_bit(i2c, false); |
510 | ||
511 | if (!dvoinit) | |
79e53945 JB |
512 | continue; |
513 | ||
580d8ed5 VS |
514 | drm_encoder_init(dev, &intel_encoder->base, |
515 | &intel_dvo_enc_funcs, encoder_type, | |
516 | "DVO %c", intel_dvo_port_name(dvo->dvo_reg)); | |
517 | ||
21d40d37 EA |
518 | intel_encoder->type = INTEL_OUTPUT_DVO; |
519 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
79e53945 JB |
520 | switch (dvo->type) { |
521 | case INTEL_DVO_CHIP_TMDS: | |
bc079e8b VS |
522 | intel_encoder->cloneable = (1 << INTEL_OUTPUT_ANALOG) | |
523 | (1 << INTEL_OUTPUT_DVO); | |
79e53945 JB |
524 | drm_connector_init(dev, connector, |
525 | &intel_dvo_connector_funcs, | |
526 | DRM_MODE_CONNECTOR_DVII); | |
527 | encoder_type = DRM_MODE_ENCODER_TMDS; | |
528 | break; | |
529 | case INTEL_DVO_CHIP_LVDS: | |
bc079e8b | 530 | intel_encoder->cloneable = 0; |
79e53945 JB |
531 | drm_connector_init(dev, connector, |
532 | &intel_dvo_connector_funcs, | |
533 | DRM_MODE_CONNECTOR_LVDS); | |
534 | encoder_type = DRM_MODE_ENCODER_LVDS; | |
535 | break; | |
536 | } | |
537 | ||
538 | drm_connector_helper_add(connector, | |
539 | &intel_dvo_connector_helper_funcs); | |
540 | connector->display_info.subpixel_order = SubPixelHorizontalRGB; | |
541 | connector->interlace_allowed = false; | |
542 | connector->doublescan_allowed = false; | |
543 | ||
df0e9248 | 544 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
79e53945 JB |
545 | if (dvo->type == INTEL_DVO_CHIP_LVDS) { |
546 | /* For our LVDS chipsets, we should hopefully be able | |
547 | * to dig the fixed panel mode out of the BIOS data. | |
548 | * However, it's in a different format from the BIOS | |
549 | * data on chipsets with integrated LVDS (stored in AIM | |
550 | * headers, likely), so for now, just get the current | |
551 | * mode being output through DVO. | |
552 | */ | |
28694070 VS |
553 | intel_panel_init(&intel_connector->panel, |
554 | intel_dvo_get_current_mode(connector), | |
555 | NULL); | |
ea5b213a | 556 | intel_dvo->panel_wants_dither = true; |
79e53945 JB |
557 | } |
558 | ||
79e53945 JB |
559 | return; |
560 | } | |
561 | ||
ea5b213a | 562 | kfree(intel_dvo); |
599be16c | 563 | kfree(intel_connector); |
79e53945 | 564 | } |