]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Dave Airlie <airlied@linux.ie> | |
27 | * Jesse Barnes <jesse.barnes@intel.com> | |
28 | */ | |
29 | ||
c1c7af60 | 30 | #include <acpi/button.h> |
565dcd46 | 31 | #include <linux/dmi.h> |
79e53945 | 32 | #include <linux/i2c.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
4eddaeec | 34 | #include <linux/vga_switcheroo.h> |
760285e7 | 35 | #include <drm/drmP.h> |
c6f95f27 | 36 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
37 | #include <drm/drm_crtc.h> |
38 | #include <drm/drm_edid.h> | |
79e53945 | 39 | #include "intel_drv.h" |
760285e7 | 40 | #include <drm/i915_drm.h> |
79e53945 | 41 | #include "i915_drv.h" |
e99da35f | 42 | #include <linux/acpi.h> |
79e53945 | 43 | |
3fbe18d6 | 44 | /* Private structure for the integrated LVDS support */ |
c7362c4d JN |
45 | struct intel_lvds_connector { |
46 | struct intel_connector base; | |
788319d4 | 47 | |
db1740a0 | 48 | struct notifier_block lid_notifier; |
c7362c4d JN |
49 | }; |
50 | ||
ed6143b8 ID |
51 | struct intel_lvds_pps { |
52 | /* 100us units */ | |
53 | int t1_t2; | |
54 | int t3; | |
55 | int t4; | |
56 | int t5; | |
57 | int tx; | |
58 | ||
59 | int divider; | |
60 | ||
61 | int port; | |
62 | bool powerdown_on_reset; | |
63 | }; | |
64 | ||
29b99b48 | 65 | struct intel_lvds_encoder { |
ea5b213a | 66 | struct intel_encoder base; |
788319d4 | 67 | |
13c7d870 | 68 | bool is_dual_link; |
f0f59a00 | 69 | i915_reg_t reg; |
1f835a77 | 70 | u32 a3_power; |
788319d4 | 71 | |
ed6143b8 ID |
72 | struct intel_lvds_pps init_pps; |
73 | u32 init_lvds_val; | |
74 | ||
62165e0d | 75 | struct intel_lvds_connector *attached_connector; |
3fbe18d6 ZY |
76 | }; |
77 | ||
29b99b48 | 78 | static struct intel_lvds_encoder *to_lvds_encoder(struct drm_encoder *encoder) |
ea5b213a | 79 | { |
29b99b48 | 80 | return container_of(encoder, struct intel_lvds_encoder, base.base); |
ea5b213a CW |
81 | } |
82 | ||
c7362c4d | 83 | static struct intel_lvds_connector *to_lvds_connector(struct drm_connector *connector) |
788319d4 | 84 | { |
c7362c4d | 85 | return container_of(connector, struct intel_lvds_connector, base.base); |
788319d4 CW |
86 | } |
87 | ||
b1dc332c DV |
88 | static bool intel_lvds_get_hw_state(struct intel_encoder *encoder, |
89 | enum pipe *pipe) | |
90 | { | |
91 | struct drm_device *dev = encoder->base.dev; | |
fac5e23e | 92 | struct drm_i915_private *dev_priv = to_i915(dev); |
7dec0606 DV |
93 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
94 | u32 tmp; | |
ecb24482 | 95 | bool ret; |
b1dc332c | 96 | |
79f255a0 ACO |
97 | if (!intel_display_power_get_if_enabled(dev_priv, |
98 | encoder->power_domain)) | |
34a6c70f PZ |
99 | return false; |
100 | ||
ecb24482 ID |
101 | ret = false; |
102 | ||
7dec0606 | 103 | tmp = I915_READ(lvds_encoder->reg); |
b1dc332c DV |
104 | |
105 | if (!(tmp & LVDS_PORT_EN)) | |
ecb24482 | 106 | goto out; |
b1dc332c | 107 | |
6e266956 | 108 | if (HAS_PCH_CPT(dev_priv)) |
b1dc332c DV |
109 | *pipe = PORT_TO_PIPE_CPT(tmp); |
110 | else | |
111 | *pipe = PORT_TO_PIPE(tmp); | |
112 | ||
ecb24482 ID |
113 | ret = true; |
114 | ||
115 | out: | |
79f255a0 | 116 | intel_display_power_put(dev_priv, encoder->power_domain); |
ecb24482 ID |
117 | |
118 | return ret; | |
b1dc332c DV |
119 | } |
120 | ||
045ac3b5 | 121 | static void intel_lvds_get_config(struct intel_encoder *encoder, |
5cec258b | 122 | struct intel_crtc_state *pipe_config) |
045ac3b5 | 123 | { |
66478475 | 124 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
d0669d00 VS |
125 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
126 | u32 tmp, flags = 0; | |
045ac3b5 | 127 | |
d0669d00 | 128 | tmp = I915_READ(lvds_encoder->reg); |
045ac3b5 JB |
129 | if (tmp & LVDS_HSYNC_POLARITY) |
130 | flags |= DRM_MODE_FLAG_NHSYNC; | |
131 | else | |
132 | flags |= DRM_MODE_FLAG_PHSYNC; | |
133 | if (tmp & LVDS_VSYNC_POLARITY) | |
134 | flags |= DRM_MODE_FLAG_NVSYNC; | |
135 | else | |
136 | flags |= DRM_MODE_FLAG_PVSYNC; | |
137 | ||
2d112de7 | 138 | pipe_config->base.adjusted_mode.flags |= flags; |
06922821 | 139 | |
66478475 | 140 | if (INTEL_GEN(dev_priv) < 5) |
a0cbe6a3 JN |
141 | pipe_config->gmch_pfit.lvds_border_bits = |
142 | tmp & LVDS_BORDER_ENABLE; | |
143 | ||
6b89cdde | 144 | /* gen2/3 store dither state in pfit control, needs to match */ |
66478475 | 145 | if (INTEL_GEN(dev_priv) < 4) { |
6b89cdde DV |
146 | tmp = I915_READ(PFIT_CONTROL); |
147 | ||
148 | pipe_config->gmch_pfit.control |= tmp & PANEL_8TO6_DITHER_ENABLE; | |
149 | } | |
150 | ||
e3b247da | 151 | pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; |
045ac3b5 JB |
152 | } |
153 | ||
ed6143b8 ID |
154 | static void intel_lvds_pps_get_hw_state(struct drm_i915_private *dev_priv, |
155 | struct intel_lvds_pps *pps) | |
156 | { | |
157 | u32 val; | |
158 | ||
159 | pps->powerdown_on_reset = I915_READ(PP_CONTROL(0)) & PANEL_POWER_RESET; | |
160 | ||
161 | val = I915_READ(PP_ON_DELAYS(0)); | |
162 | pps->port = (val & PANEL_PORT_SELECT_MASK) >> | |
163 | PANEL_PORT_SELECT_SHIFT; | |
164 | pps->t1_t2 = (val & PANEL_POWER_UP_DELAY_MASK) >> | |
165 | PANEL_POWER_UP_DELAY_SHIFT; | |
166 | pps->t5 = (val & PANEL_LIGHT_ON_DELAY_MASK) >> | |
167 | PANEL_LIGHT_ON_DELAY_SHIFT; | |
168 | ||
169 | val = I915_READ(PP_OFF_DELAYS(0)); | |
170 | pps->t3 = (val & PANEL_POWER_DOWN_DELAY_MASK) >> | |
171 | PANEL_POWER_DOWN_DELAY_SHIFT; | |
172 | pps->tx = (val & PANEL_LIGHT_OFF_DELAY_MASK) >> | |
173 | PANEL_LIGHT_OFF_DELAY_SHIFT; | |
174 | ||
175 | val = I915_READ(PP_DIVISOR(0)); | |
176 | pps->divider = (val & PP_REFERENCE_DIVIDER_MASK) >> | |
177 | PP_REFERENCE_DIVIDER_SHIFT; | |
178 | val = (val & PANEL_POWER_CYCLE_DELAY_MASK) >> | |
179 | PANEL_POWER_CYCLE_DELAY_SHIFT; | |
180 | /* | |
181 | * Remove the BSpec specified +1 (100ms) offset that accounts for a | |
182 | * too short power-cycle delay due to the asynchronous programming of | |
183 | * the register. | |
184 | */ | |
185 | if (val) | |
186 | val--; | |
187 | /* Convert from 100ms to 100us units */ | |
188 | pps->t4 = val * 1000; | |
189 | ||
190 | if (INTEL_INFO(dev_priv)->gen <= 4 && | |
191 | pps->t1_t2 == 0 && pps->t5 == 0 && pps->t3 == 0 && pps->tx == 0) { | |
192 | DRM_DEBUG_KMS("Panel power timings uninitialized, " | |
193 | "setting defaults\n"); | |
194 | /* Set T2 to 40ms and T5 to 200ms in 100 usec units */ | |
195 | pps->t1_t2 = 40 * 10; | |
196 | pps->t5 = 200 * 10; | |
197 | /* Set T3 to 35ms and Tx to 200ms in 100 usec units */ | |
198 | pps->t3 = 35 * 10; | |
199 | pps->tx = 200 * 10; | |
200 | } | |
201 | ||
202 | DRM_DEBUG_DRIVER("LVDS PPS:t1+t2 %d t3 %d t4 %d t5 %d tx %d " | |
203 | "divider %d port %d powerdown_on_reset %d\n", | |
204 | pps->t1_t2, pps->t3, pps->t4, pps->t5, pps->tx, | |
205 | pps->divider, pps->port, pps->powerdown_on_reset); | |
206 | } | |
207 | ||
208 | static void intel_lvds_pps_init_hw(struct drm_i915_private *dev_priv, | |
209 | struct intel_lvds_pps *pps) | |
210 | { | |
211 | u32 val; | |
212 | ||
213 | val = I915_READ(PP_CONTROL(0)); | |
214 | WARN_ON((val & PANEL_UNLOCK_MASK) != PANEL_UNLOCK_REGS); | |
215 | if (pps->powerdown_on_reset) | |
216 | val |= PANEL_POWER_RESET; | |
217 | I915_WRITE(PP_CONTROL(0), val); | |
218 | ||
219 | I915_WRITE(PP_ON_DELAYS(0), (pps->port << PANEL_PORT_SELECT_SHIFT) | | |
220 | (pps->t1_t2 << PANEL_POWER_UP_DELAY_SHIFT) | | |
221 | (pps->t5 << PANEL_LIGHT_ON_DELAY_SHIFT)); | |
222 | I915_WRITE(PP_OFF_DELAYS(0), (pps->t3 << PANEL_POWER_DOWN_DELAY_SHIFT) | | |
223 | (pps->tx << PANEL_LIGHT_OFF_DELAY_SHIFT)); | |
224 | ||
225 | val = pps->divider << PP_REFERENCE_DIVIDER_SHIFT; | |
226 | val |= (DIV_ROUND_UP(pps->t4, 1000) + 1) << | |
227 | PANEL_POWER_CYCLE_DELAY_SHIFT; | |
228 | I915_WRITE(PP_DIVISOR(0), val); | |
229 | } | |
230 | ||
fd6bbda9 | 231 | static void intel_pre_enable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
232 | const struct intel_crtc_state *pipe_config, |
233 | const struct drm_connector_state *conn_state) | |
fc683091 DV |
234 | { |
235 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); | |
d468e21e ML |
236 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
237 | struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc); | |
238 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; | |
55607e8a | 239 | int pipe = crtc->pipe; |
fc683091 DV |
240 | u32 temp; |
241 | ||
d468e21e | 242 | if (HAS_PCH_SPLIT(dev_priv)) { |
55607e8a DV |
243 | assert_fdi_rx_pll_disabled(dev_priv, pipe); |
244 | assert_shared_dpll_disabled(dev_priv, | |
d468e21e | 245 | pipe_config->shared_dpll); |
55607e8a DV |
246 | } else { |
247 | assert_pll_disabled(dev_priv, pipe); | |
248 | } | |
249 | ||
ed6143b8 ID |
250 | intel_lvds_pps_init_hw(dev_priv, &lvds_encoder->init_pps); |
251 | ||
252 | temp = lvds_encoder->init_lvds_val; | |
fc683091 | 253 | temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP; |
62810e5a | 254 | |
d468e21e | 255 | if (HAS_PCH_CPT(dev_priv)) { |
62810e5a DV |
256 | temp &= ~PORT_TRANS_SEL_MASK; |
257 | temp |= PORT_TRANS_SEL_CPT(pipe); | |
fc683091 | 258 | } else { |
62810e5a DV |
259 | if (pipe == 1) { |
260 | temp |= LVDS_PIPEB_SELECT; | |
261 | } else { | |
262 | temp &= ~LVDS_PIPEB_SELECT; | |
263 | } | |
fc683091 | 264 | } |
62810e5a | 265 | |
fc683091 | 266 | /* set the corresponsding LVDS_BORDER bit */ |
2fa2fe9a | 267 | temp &= ~LVDS_BORDER_ENABLE; |
d468e21e | 268 | temp |= pipe_config->gmch_pfit.lvds_border_bits; |
fc683091 DV |
269 | /* Set the B0-B3 data pairs corresponding to whether we're going to |
270 | * set the DPLLs for dual-channel mode or not. | |
271 | */ | |
272 | if (lvds_encoder->is_dual_link) | |
273 | temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP; | |
274 | else | |
275 | temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP); | |
276 | ||
277 | /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP) | |
278 | * appropriately here, but we need to look more thoroughly into how | |
1f835a77 PZ |
279 | * panels behave in the two modes. For now, let's just maintain the |
280 | * value we got from the BIOS. | |
fc683091 | 281 | */ |
f1fda745 CW |
282 | temp &= ~LVDS_A3_POWER_MASK; |
283 | temp |= lvds_encoder->a3_power; | |
62810e5a DV |
284 | |
285 | /* Set the dithering flag on LVDS as needed, note that there is no | |
286 | * special lvds dither control bit on pch-split platforms, dithering is | |
287 | * only controlled through the PIPECONF reg. */ | |
7e22dbbb | 288 | if (IS_GEN4(dev_priv)) { |
d8b32247 DV |
289 | /* Bspec wording suggests that LVDS port dithering only exists |
290 | * for 18bpp panels. */ | |
d468e21e | 291 | if (pipe_config->dither && pipe_config->pipe_bpp == 18) |
fc683091 DV |
292 | temp |= LVDS_ENABLE_DITHER; |
293 | else | |
294 | temp &= ~LVDS_ENABLE_DITHER; | |
295 | } | |
296 | temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY); | |
4c6df4b4 | 297 | if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC) |
fc683091 | 298 | temp |= LVDS_HSYNC_POLARITY; |
4c6df4b4 | 299 | if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC) |
fc683091 DV |
300 | temp |= LVDS_VSYNC_POLARITY; |
301 | ||
302 | I915_WRITE(lvds_encoder->reg, temp); | |
303 | } | |
304 | ||
79e53945 JB |
305 | /** |
306 | * Sets the power state for the panel. | |
307 | */ | |
fd6bbda9 | 308 | static void intel_enable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
309 | const struct intel_crtc_state *pipe_config, |
310 | const struct drm_connector_state *conn_state) | |
79e53945 | 311 | { |
c22834ec | 312 | struct drm_device *dev = encoder->base.dev; |
29b99b48 | 313 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
fac5e23e | 314 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 315 | |
7dec0606 | 316 | I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) | LVDS_PORT_EN); |
e9e331a8 | 317 | |
5a162e22 | 318 | I915_WRITE(PP_CONTROL(0), I915_READ(PP_CONTROL(0)) | PANEL_POWER_ON); |
7dec0606 | 319 | POSTING_READ(lvds_encoder->reg); |
44cb734c | 320 | if (intel_wait_for_register(dev_priv, PP_STATUS(0), PP_ON, PP_ON, 1000)) |
de842eff | 321 | DRM_ERROR("timed out waiting for panel to power on\n"); |
2a1292fd | 322 | |
b037d58f | 323 | intel_panel_enable_backlight(pipe_config, conn_state); |
2a1292fd CW |
324 | } |
325 | ||
fd6bbda9 | 326 | static void intel_disable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
327 | const struct intel_crtc_state *old_crtc_state, |
328 | const struct drm_connector_state *old_conn_state) | |
2a1292fd | 329 | { |
29b99b48 | 330 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
d468e21e | 331 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
2a1292fd | 332 | |
5a162e22 | 333 | I915_WRITE(PP_CONTROL(0), I915_READ(PP_CONTROL(0)) & ~PANEL_POWER_ON); |
44cb734c | 334 | if (intel_wait_for_register(dev_priv, PP_STATUS(0), PP_ON, 0, 1000)) |
de842eff | 335 | DRM_ERROR("timed out waiting for panel to power off\n"); |
2a1292fd | 336 | |
7dec0606 DV |
337 | I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) & ~LVDS_PORT_EN); |
338 | POSTING_READ(lvds_encoder->reg); | |
79e53945 JB |
339 | } |
340 | ||
fd6bbda9 | 341 | static void gmch_disable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
342 | const struct intel_crtc_state *old_crtc_state, |
343 | const struct drm_connector_state *old_conn_state) | |
fd6bbda9 | 344 | |
d26a5b6e | 345 | { |
b037d58f | 346 | intel_panel_disable_backlight(old_conn_state); |
d26a5b6e | 347 | |
fd6bbda9 | 348 | intel_disable_lvds(encoder, old_crtc_state, old_conn_state); |
d26a5b6e VS |
349 | } |
350 | ||
fd6bbda9 | 351 | static void pch_disable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
352 | const struct intel_crtc_state *old_crtc_state, |
353 | const struct drm_connector_state *old_conn_state) | |
d26a5b6e | 354 | { |
b037d58f | 355 | intel_panel_disable_backlight(old_conn_state); |
d26a5b6e VS |
356 | } |
357 | ||
fd6bbda9 | 358 | static void pch_post_disable_lvds(struct intel_encoder *encoder, |
5f88a9c6 VS |
359 | const struct intel_crtc_state *old_crtc_state, |
360 | const struct drm_connector_state *old_conn_state) | |
d26a5b6e | 361 | { |
fd6bbda9 | 362 | intel_disable_lvds(encoder, old_crtc_state, old_conn_state); |
d26a5b6e VS |
363 | } |
364 | ||
c19de8eb DL |
365 | static enum drm_mode_status |
366 | intel_lvds_mode_valid(struct drm_connector *connector, | |
367 | struct drm_display_mode *mode) | |
79e53945 | 368 | { |
dd06f90e JN |
369 | struct intel_connector *intel_connector = to_intel_connector(connector); |
370 | struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode; | |
7f7b58cc | 371 | int max_pixclk = to_i915(connector->dev)->max_dotclk_freq; |
79e53945 | 372 | |
788319d4 CW |
373 | if (mode->hdisplay > fixed_mode->hdisplay) |
374 | return MODE_PANEL; | |
375 | if (mode->vdisplay > fixed_mode->vdisplay) | |
376 | return MODE_PANEL; | |
7f7b58cc MK |
377 | if (fixed_mode->clock > max_pixclk) |
378 | return MODE_CLOCK_HIGH; | |
79e53945 JB |
379 | |
380 | return MODE_OK; | |
381 | } | |
382 | ||
7ae89233 | 383 | static bool intel_lvds_compute_config(struct intel_encoder *intel_encoder, |
0a478c27 ML |
384 | struct intel_crtc_state *pipe_config, |
385 | struct drm_connector_state *conn_state) | |
79e53945 | 386 | { |
6e266956 | 387 | struct drm_i915_private *dev_priv = to_i915(intel_encoder->base.dev); |
7ae89233 DV |
388 | struct intel_lvds_encoder *lvds_encoder = |
389 | to_lvds_encoder(&intel_encoder->base); | |
4d891523 JN |
390 | struct intel_connector *intel_connector = |
391 | &lvds_encoder->attached_connector->base; | |
2d112de7 | 392 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
d21bd67b | 393 | struct intel_crtc *intel_crtc = to_intel_crtc(pipe_config->base.crtc); |
4e53c2e0 | 394 | unsigned int lvds_bpp; |
79e53945 JB |
395 | |
396 | /* Should never happen!! */ | |
6e266956 | 397 | if (INTEL_GEN(dev_priv) < 4 && intel_crtc->pipe == 0) { |
1ae8c0a5 | 398 | DRM_ERROR("Can't support LVDS on pipe A\n"); |
79e53945 JB |
399 | return false; |
400 | } | |
401 | ||
1f835a77 | 402 | if (lvds_encoder->a3_power == LVDS_A3_POWER_UP) |
4e53c2e0 DV |
403 | lvds_bpp = 8*3; |
404 | else | |
405 | lvds_bpp = 6*3; | |
406 | ||
e29c22c0 | 407 | if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) { |
4e53c2e0 DV |
408 | DRM_DEBUG_KMS("forcing display bpp (was %d) to LVDS (%d)\n", |
409 | pipe_config->pipe_bpp, lvds_bpp); | |
410 | pipe_config->pipe_bpp = lvds_bpp; | |
411 | } | |
d8b32247 | 412 | |
79e53945 | 413 | /* |
71677043 | 414 | * We have timings from the BIOS for the panel, put them in |
79e53945 JB |
415 | * to the adjusted mode. The CRTC will be set up for this mode, |
416 | * with the panel scaling set up to source from the H/VDisplay | |
417 | * of the original mode. | |
418 | */ | |
4d891523 | 419 | intel_fixed_panel_mode(intel_connector->panel.fixed_mode, |
dd06f90e | 420 | adjusted_mode); |
1d8e1c75 | 421 | |
6e266956 | 422 | if (HAS_PCH_SPLIT(dev_priv)) { |
5bfe2ac0 DV |
423 | pipe_config->has_pch_encoder = true; |
424 | ||
b074cec8 | 425 | intel_pch_panel_fitting(intel_crtc, pipe_config, |
eead06df | 426 | conn_state->scaling_mode); |
2dd24552 JB |
427 | } else { |
428 | intel_gmch_panel_fitting(intel_crtc, pipe_config, | |
eead06df | 429 | conn_state->scaling_mode); |
79e53945 | 430 | |
21d8a475 | 431 | } |
f9bef081 | 432 | |
79e53945 JB |
433 | /* |
434 | * XXX: It would be nice to support lower refresh rates on the | |
435 | * panels to reduce power consumption, and perhaps match the | |
436 | * user's requested refresh rate. | |
437 | */ | |
438 | ||
439 | return true; | |
440 | } | |
441 | ||
79e53945 JB |
442 | /** |
443 | * Detect the LVDS connection. | |
444 | * | |
b42d4c5c JB |
445 | * Since LVDS doesn't have hotlug, we use the lid as a proxy. Open means |
446 | * connected and closed means disconnected. We also send hotplug events as | |
447 | * needed, using lid status notification from the input layer. | |
79e53945 | 448 | */ |
7b334fcb | 449 | static enum drm_connector_status |
930a9e28 | 450 | intel_lvds_detect(struct drm_connector *connector, bool force) |
79e53945 | 451 | { |
1650be74 | 452 | struct drm_i915_private *dev_priv = to_i915(connector->dev); |
6ee3b5a1 | 453 | enum drm_connector_status status; |
b42d4c5c | 454 | |
164c8598 | 455 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 456 | connector->base.id, connector->name); |
164c8598 | 457 | |
1650be74 | 458 | status = intel_panel_detect(dev_priv); |
fe16d949 CW |
459 | if (status != connector_status_unknown) |
460 | return status; | |
01fe9dbd | 461 | |
6ee3b5a1 | 462 | return connector_status_connected; |
79e53945 JB |
463 | } |
464 | ||
465 | /** | |
466 | * Return the list of DDC modes if available, or the BIOS fixed mode otherwise. | |
467 | */ | |
468 | static int intel_lvds_get_modes(struct drm_connector *connector) | |
469 | { | |
62165e0d | 470 | struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector); |
79e53945 | 471 | struct drm_device *dev = connector->dev; |
788319d4 | 472 | struct drm_display_mode *mode; |
79e53945 | 473 | |
9cd300e0 | 474 | /* use cached edid if we have one */ |
2aa4f099 | 475 | if (!IS_ERR_OR_NULL(lvds_connector->base.edid)) |
9cd300e0 | 476 | return drm_add_edid_modes(connector, lvds_connector->base.edid); |
79e53945 | 477 | |
dd06f90e | 478 | mode = drm_mode_duplicate(dev, lvds_connector->base.panel.fixed_mode); |
311bd68e | 479 | if (mode == NULL) |
788319d4 | 480 | return 0; |
79e53945 | 481 | |
788319d4 CW |
482 | drm_mode_probed_add(connector, mode); |
483 | return 1; | |
79e53945 JB |
484 | } |
485 | ||
0544edfd TB |
486 | static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id) |
487 | { | |
bc0daf48 | 488 | DRM_INFO("Skipping forced modeset for %s\n", id->ident); |
0544edfd TB |
489 | return 1; |
490 | } | |
491 | ||
492 | /* The GPU hangs up on these systems if modeset is performed on LID open */ | |
493 | static const struct dmi_system_id intel_no_modeset_on_lid[] = { | |
494 | { | |
495 | .callback = intel_no_modeset_on_lid_dmi_callback, | |
496 | .ident = "Toshiba Tecra A11", | |
497 | .matches = { | |
498 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
499 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"), | |
500 | }, | |
501 | }, | |
502 | ||
503 | { } /* terminating entry */ | |
504 | }; | |
505 | ||
c9354c85 | 506 | /* |
b8efb17b ZR |
507 | * Lid events. Note the use of 'modeset': |
508 | * - we set it to MODESET_ON_LID_OPEN on lid close, | |
509 | * and set it to MODESET_DONE on open | |
c9354c85 | 510 | * - we use it as a "only once" bit (ie we ignore |
b8efb17b ZR |
511 | * duplicate events where it was already properly set) |
512 | * - the suspend/resume paths will set it to | |
513 | * MODESET_SUSPENDED and ignore the lid open event, | |
514 | * because they restore the mode ("lid open"). | |
c9354c85 | 515 | */ |
c1c7af60 JB |
516 | static int intel_lid_notify(struct notifier_block *nb, unsigned long val, |
517 | void *unused) | |
518 | { | |
db1740a0 JN |
519 | struct intel_lvds_connector *lvds_connector = |
520 | container_of(nb, struct intel_lvds_connector, lid_notifier); | |
521 | struct drm_connector *connector = &lvds_connector->base.base; | |
522 | struct drm_device *dev = connector->dev; | |
fac5e23e | 523 | struct drm_i915_private *dev_priv = to_i915(dev); |
c1c7af60 | 524 | |
2fb4e61d AW |
525 | if (dev->switch_power_state != DRM_SWITCH_POWER_ON) |
526 | return NOTIFY_OK; | |
527 | ||
b8efb17b ZR |
528 | mutex_lock(&dev_priv->modeset_restore_lock); |
529 | if (dev_priv->modeset_restore == MODESET_SUSPENDED) | |
530 | goto exit; | |
a2565377 ZY |
531 | /* |
532 | * check and update the status of LVDS connector after receiving | |
533 | * the LID nofication event. | |
534 | */ | |
db1740a0 | 535 | connector->status = connector->funcs->detect(connector, false); |
7b334fcb | 536 | |
0544edfd TB |
537 | /* Don't force modeset on machines where it causes a GPU lockup */ |
538 | if (dmi_check_system(intel_no_modeset_on_lid)) | |
b8efb17b | 539 | goto exit; |
c9354c85 | 540 | if (!acpi_lid_open()) { |
b8efb17b ZR |
541 | /* do modeset on next lid open event */ |
542 | dev_priv->modeset_restore = MODESET_ON_LID_OPEN; | |
543 | goto exit; | |
06891e27 | 544 | } |
c1c7af60 | 545 | |
b8efb17b ZR |
546 | if (dev_priv->modeset_restore == MODESET_DONE) |
547 | goto exit; | |
c9354c85 | 548 | |
5be19d91 DV |
549 | /* |
550 | * Some old platform's BIOS love to wreak havoc while the lid is closed. | |
551 | * We try to detect this here and undo any damage. The split for PCH | |
552 | * platforms is rather conservative and a bit arbitrary expect that on | |
553 | * those platforms VGA disabling requires actual legacy VGA I/O access, | |
554 | * and as part of the cleanup in the hw state restore we also redisable | |
555 | * the vga plane. | |
556 | */ | |
6e266956 | 557 | if (!HAS_PCH_SPLIT(dev_priv)) |
043e9bda | 558 | intel_display_resume(dev); |
06324194 | 559 | |
b8efb17b ZR |
560 | dev_priv->modeset_restore = MODESET_DONE; |
561 | ||
562 | exit: | |
563 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
c1c7af60 JB |
564 | return NOTIFY_OK; |
565 | } | |
566 | ||
79e53945 JB |
567 | /** |
568 | * intel_lvds_destroy - unregister and free LVDS structures | |
569 | * @connector: connector to free | |
570 | * | |
571 | * Unregister the DDC bus for this connector then free the driver private | |
572 | * structure. | |
573 | */ | |
574 | static void intel_lvds_destroy(struct drm_connector *connector) | |
575 | { | |
db1740a0 JN |
576 | struct intel_lvds_connector *lvds_connector = |
577 | to_lvds_connector(connector); | |
79e53945 | 578 | |
db1740a0 JN |
579 | if (lvds_connector->lid_notifier.notifier_call) |
580 | acpi_lid_notifier_unregister(&lvds_connector->lid_notifier); | |
79e53945 | 581 | |
9cd300e0 JN |
582 | if (!IS_ERR_OR_NULL(lvds_connector->base.edid)) |
583 | kfree(lvds_connector->base.edid); | |
584 | ||
1d508706 | 585 | intel_panel_fini(&lvds_connector->base.panel); |
aaa6fd2a | 586 | |
79e53945 JB |
587 | drm_connector_cleanup(connector); |
588 | kfree(connector); | |
589 | } | |
590 | ||
79e53945 JB |
591 | static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = { |
592 | .get_modes = intel_lvds_get_modes, | |
593 | .mode_valid = intel_lvds_mode_valid, | |
ca937582 | 594 | .atomic_check = intel_digital_connector_atomic_check, |
79e53945 JB |
595 | }; |
596 | ||
597 | static const struct drm_connector_funcs intel_lvds_connector_funcs = { | |
79e53945 JB |
598 | .detect = intel_lvds_detect, |
599 | .fill_modes = drm_helper_probe_single_connector_modes, | |
ca937582 ML |
600 | .atomic_get_property = intel_digital_connector_atomic_get_property, |
601 | .atomic_set_property = intel_digital_connector_atomic_set_property, | |
1ebaa0b9 | 602 | .late_register = intel_connector_register, |
c191eca1 | 603 | .early_unregister = intel_connector_unregister, |
79e53945 | 604 | .destroy = intel_lvds_destroy, |
c6f95f27 | 605 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
ca937582 | 606 | .atomic_duplicate_state = intel_digital_connector_duplicate_state, |
79e53945 JB |
607 | }; |
608 | ||
79e53945 | 609 | static const struct drm_encoder_funcs intel_lvds_enc_funcs = { |
ea5b213a | 610 | .destroy = intel_encoder_destroy, |
79e53945 JB |
611 | }; |
612 | ||
bbe1c274 | 613 | static int intel_no_lvds_dmi_callback(const struct dmi_system_id *id) |
425d244c | 614 | { |
bc0daf48 | 615 | DRM_INFO("Skipping LVDS initialization for %s\n", id->ident); |
425d244c JW |
616 | return 1; |
617 | } | |
79e53945 | 618 | |
425d244c | 619 | /* These systems claim to have LVDS, but really don't */ |
93c05f22 | 620 | static const struct dmi_system_id intel_no_lvds[] = { |
425d244c JW |
621 | { |
622 | .callback = intel_no_lvds_dmi_callback, | |
623 | .ident = "Apple Mac Mini (Core series)", | |
624 | .matches = { | |
98acd46f | 625 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
626 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"), |
627 | }, | |
628 | }, | |
629 | { | |
630 | .callback = intel_no_lvds_dmi_callback, | |
631 | .ident = "Apple Mac Mini (Core 2 series)", | |
632 | .matches = { | |
98acd46f | 633 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
634 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"), |
635 | }, | |
636 | }, | |
637 | { | |
638 | .callback = intel_no_lvds_dmi_callback, | |
639 | .ident = "MSI IM-945GSE-A", | |
640 | .matches = { | |
641 | DMI_MATCH(DMI_SYS_VENDOR, "MSI"), | |
642 | DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"), | |
643 | }, | |
644 | }, | |
645 | { | |
646 | .callback = intel_no_lvds_dmi_callback, | |
647 | .ident = "Dell Studio Hybrid", | |
648 | .matches = { | |
649 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
650 | DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"), | |
651 | }, | |
652 | }, | |
70aa96ca JW |
653 | { |
654 | .callback = intel_no_lvds_dmi_callback, | |
b066254f PC |
655 | .ident = "Dell OptiPlex FX170", |
656 | .matches = { | |
657 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
658 | DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"), | |
659 | }, | |
660 | }, | |
661 | { | |
662 | .callback = intel_no_lvds_dmi_callback, | |
70aa96ca JW |
663 | .ident = "AOpen Mini PC", |
664 | .matches = { | |
665 | DMI_MATCH(DMI_SYS_VENDOR, "AOpen"), | |
666 | DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"), | |
667 | }, | |
668 | }, | |
ed8c754b TV |
669 | { |
670 | .callback = intel_no_lvds_dmi_callback, | |
671 | .ident = "AOpen Mini PC MP915", | |
672 | .matches = { | |
673 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
674 | DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"), | |
675 | }, | |
676 | }, | |
22ab70d3 KP |
677 | { |
678 | .callback = intel_no_lvds_dmi_callback, | |
679 | .ident = "AOpen i915GMm-HFS", | |
680 | .matches = { | |
681 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
682 | DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"), | |
683 | }, | |
684 | }, | |
e57b6886 DV |
685 | { |
686 | .callback = intel_no_lvds_dmi_callback, | |
687 | .ident = "AOpen i45GMx-I", | |
688 | .matches = { | |
689 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
690 | DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"), | |
691 | }, | |
692 | }, | |
fa0864b2 MC |
693 | { |
694 | .callback = intel_no_lvds_dmi_callback, | |
695 | .ident = "Aopen i945GTt-VFA", | |
696 | .matches = { | |
697 | DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"), | |
698 | }, | |
699 | }, | |
9875557e SB |
700 | { |
701 | .callback = intel_no_lvds_dmi_callback, | |
702 | .ident = "Clientron U800", | |
703 | .matches = { | |
704 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
705 | DMI_MATCH(DMI_PRODUCT_NAME, "U800"), | |
706 | }, | |
707 | }, | |
6a574b5b | 708 | { |
44306ab3 JS |
709 | .callback = intel_no_lvds_dmi_callback, |
710 | .ident = "Clientron E830", | |
711 | .matches = { | |
712 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
713 | DMI_MATCH(DMI_PRODUCT_NAME, "E830"), | |
714 | }, | |
715 | }, | |
716 | { | |
6a574b5b HG |
717 | .callback = intel_no_lvds_dmi_callback, |
718 | .ident = "Asus EeeBox PC EB1007", | |
719 | .matches = { | |
720 | DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."), | |
721 | DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"), | |
722 | }, | |
723 | }, | |
0999bbe0 AJ |
724 | { |
725 | .callback = intel_no_lvds_dmi_callback, | |
726 | .ident = "Asus AT5NM10T-I", | |
727 | .matches = { | |
728 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
729 | DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"), | |
730 | }, | |
731 | }, | |
33471119 JBG |
732 | { |
733 | .callback = intel_no_lvds_dmi_callback, | |
45a211d7 | 734 | .ident = "Hewlett-Packard HP t5740", |
33471119 JBG |
735 | .matches = { |
736 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
45a211d7 | 737 | DMI_MATCH(DMI_PRODUCT_NAME, " t5740"), |
33471119 JBG |
738 | }, |
739 | }, | |
f5b8a7ed MG |
740 | { |
741 | .callback = intel_no_lvds_dmi_callback, | |
742 | .ident = "Hewlett-Packard t5745", | |
743 | .matches = { | |
744 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 745 | DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"), |
f5b8a7ed MG |
746 | }, |
747 | }, | |
748 | { | |
749 | .callback = intel_no_lvds_dmi_callback, | |
750 | .ident = "Hewlett-Packard st5747", | |
751 | .matches = { | |
752 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 753 | DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"), |
f5b8a7ed MG |
754 | }, |
755 | }, | |
97effadb AA |
756 | { |
757 | .callback = intel_no_lvds_dmi_callback, | |
758 | .ident = "MSI Wind Box DC500", | |
759 | .matches = { | |
760 | DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"), | |
761 | DMI_MATCH(DMI_BOARD_NAME, "MS-7469"), | |
762 | }, | |
763 | }, | |
a51d4ed0 CW |
764 | { |
765 | .callback = intel_no_lvds_dmi_callback, | |
766 | .ident = "Gigabyte GA-D525TUD", | |
767 | .matches = { | |
768 | DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."), | |
769 | DMI_MATCH(DMI_BOARD_NAME, "D525TUD"), | |
770 | }, | |
771 | }, | |
c31407a3 CW |
772 | { |
773 | .callback = intel_no_lvds_dmi_callback, | |
774 | .ident = "Supermicro X7SPA-H", | |
775 | .matches = { | |
776 | DMI_MATCH(DMI_SYS_VENDOR, "Supermicro"), | |
777 | DMI_MATCH(DMI_PRODUCT_NAME, "X7SPA-H"), | |
778 | }, | |
779 | }, | |
9e9dd0e8 CL |
780 | { |
781 | .callback = intel_no_lvds_dmi_callback, | |
782 | .ident = "Fujitsu Esprimo Q900", | |
783 | .matches = { | |
784 | DMI_MATCH(DMI_SYS_VENDOR, "FUJITSU"), | |
785 | DMI_MATCH(DMI_PRODUCT_NAME, "ESPRIMO Q900"), | |
786 | }, | |
787 | }, | |
645378d8 RP |
788 | { |
789 | .callback = intel_no_lvds_dmi_callback, | |
790 | .ident = "Intel D410PT", | |
791 | .matches = { | |
792 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
793 | DMI_MATCH(DMI_BOARD_NAME, "D410PT"), | |
794 | }, | |
795 | }, | |
796 | { | |
797 | .callback = intel_no_lvds_dmi_callback, | |
798 | .ident = "Intel D425KT", | |
799 | .matches = { | |
800 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
801 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D425KT"), | |
802 | }, | |
803 | }, | |
e5614f0c CW |
804 | { |
805 | .callback = intel_no_lvds_dmi_callback, | |
806 | .ident = "Intel D510MO", | |
807 | .matches = { | |
808 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
809 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D510MO"), | |
810 | }, | |
811 | }, | |
dcf6d294 JN |
812 | { |
813 | .callback = intel_no_lvds_dmi_callback, | |
814 | .ident = "Intel D525MW", | |
815 | .matches = { | |
816 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
817 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D525MW"), | |
818 | }, | |
819 | }, | |
425d244c JW |
820 | |
821 | { } /* terminating entry */ | |
822 | }; | |
79e53945 | 823 | |
1974cad0 DV |
824 | static int intel_dual_link_lvds_callback(const struct dmi_system_id *id) |
825 | { | |
826 | DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident); | |
827 | return 1; | |
828 | } | |
829 | ||
830 | static const struct dmi_system_id intel_dual_link_lvds[] = { | |
831 | { | |
832 | .callback = intel_dual_link_lvds_callback, | |
3916e3fd LW |
833 | .ident = "Apple MacBook Pro 15\" (2010)", |
834 | .matches = { | |
835 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
836 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro6,2"), | |
837 | }, | |
838 | }, | |
839 | { | |
840 | .callback = intel_dual_link_lvds_callback, | |
841 | .ident = "Apple MacBook Pro 15\" (2011)", | |
1974cad0 DV |
842 | .matches = { |
843 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
844 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"), | |
845 | }, | |
846 | }, | |
3916e3fd LW |
847 | { |
848 | .callback = intel_dual_link_lvds_callback, | |
849 | .ident = "Apple MacBook Pro 15\" (2012)", | |
850 | .matches = { | |
851 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
852 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro9,1"), | |
853 | }, | |
854 | }, | |
1974cad0 DV |
855 | { } /* terminating entry */ |
856 | }; | |
857 | ||
97a824e1 | 858 | struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev) |
13c7d870 | 859 | { |
97a824e1 | 860 | struct intel_encoder *intel_encoder; |
13c7d870 | 861 | |
97a824e1 ID |
862 | for_each_intel_encoder(dev, intel_encoder) |
863 | if (intel_encoder->type == INTEL_OUTPUT_LVDS) | |
864 | return intel_encoder; | |
13c7d870 | 865 | |
97a824e1 ID |
866 | return NULL; |
867 | } | |
868 | ||
869 | bool intel_is_dual_link_lvds(struct drm_device *dev) | |
870 | { | |
871 | struct intel_encoder *encoder = intel_get_lvds_encoder(dev); | |
13c7d870 | 872 | |
97a824e1 | 873 | return encoder && to_lvds_encoder(&encoder->base)->is_dual_link; |
13c7d870 DV |
874 | } |
875 | ||
7dec0606 | 876 | static bool compute_is_dual_link_lvds(struct intel_lvds_encoder *lvds_encoder) |
1974cad0 | 877 | { |
7dec0606 | 878 | struct drm_device *dev = lvds_encoder->base.base.dev; |
1974cad0 | 879 | unsigned int val; |
fac5e23e | 880 | struct drm_i915_private *dev_priv = to_i915(dev); |
1974cad0 DV |
881 | |
882 | /* use the module option value if specified */ | |
4f044a88 MW |
883 | if (i915_modparams.lvds_channel_mode > 0) |
884 | return i915_modparams.lvds_channel_mode == 2; | |
1974cad0 | 885 | |
6f317cfe LW |
886 | /* single channel LVDS is limited to 112 MHz */ |
887 | if (lvds_encoder->attached_connector->base.panel.fixed_mode->clock | |
888 | > 112999) | |
889 | return true; | |
890 | ||
1974cad0 DV |
891 | if (dmi_check_system(intel_dual_link_lvds)) |
892 | return true; | |
893 | ||
13c7d870 DV |
894 | /* BIOS should set the proper LVDS register value at boot, but |
895 | * in reality, it doesn't set the value when the lid is closed; | |
896 | * we need to check "the value to be set" in VBT when LVDS | |
897 | * register is uninitialized. | |
898 | */ | |
7dec0606 | 899 | val = I915_READ(lvds_encoder->reg); |
13c7d870 | 900 | if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED))) |
41aa3448 | 901 | val = dev_priv->vbt.bios_lvds_val; |
13c7d870 | 902 | |
1974cad0 DV |
903 | return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP; |
904 | } | |
905 | ||
50a0bc90 | 906 | static bool intel_lvds_supported(struct drm_i915_private *dev_priv) |
f3cfcba6 CW |
907 | { |
908 | /* With the introduction of the PCH we gained a dedicated | |
909 | * LVDS presence pin, use it. */ | |
6e266956 | 910 | if (HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv)) |
f3cfcba6 CW |
911 | return true; |
912 | ||
913 | /* Otherwise LVDS was only attached to mobile products, | |
914 | * except for the inglorious 830gm */ | |
50a0bc90 TU |
915 | if (INTEL_GEN(dev_priv) <= 4 && |
916 | IS_MOBILE(dev_priv) && !IS_I830(dev_priv)) | |
311e359c PZ |
917 | return true; |
918 | ||
919 | return false; | |
f3cfcba6 CW |
920 | } |
921 | ||
79e53945 JB |
922 | /** |
923 | * intel_lvds_init - setup LVDS connectors on this device | |
924 | * @dev: drm device | |
925 | * | |
926 | * Create the connector, register the LVDS DDC bus, and try to figure out what | |
927 | * modes we can display on the LVDS panel (if present). | |
928 | */ | |
c39055b0 | 929 | void intel_lvds_init(struct drm_i915_private *dev_priv) |
79e53945 | 930 | { |
c39055b0 | 931 | struct drm_device *dev = &dev_priv->drm; |
29b99b48 | 932 | struct intel_lvds_encoder *lvds_encoder; |
21d40d37 | 933 | struct intel_encoder *intel_encoder; |
c7362c4d | 934 | struct intel_lvds_connector *lvds_connector; |
bb8a3560 | 935 | struct intel_connector *intel_connector; |
79e53945 JB |
936 | struct drm_connector *connector; |
937 | struct drm_encoder *encoder; | |
938 | struct drm_display_mode *scan; /* *modes, *bios_mode; */ | |
dd06f90e | 939 | struct drm_display_mode *fixed_mode = NULL; |
4b6ed685 | 940 | struct drm_display_mode *downclock_mode = NULL; |
9cd300e0 | 941 | struct edid *edid; |
f0f59a00 | 942 | i915_reg_t lvds_reg; |
79e53945 | 943 | u32 lvds; |
270eea0f | 944 | u8 pin; |
8b45330a | 945 | u32 allowed_scalers; |
79e53945 | 946 | |
50a0bc90 | 947 | if (!intel_lvds_supported(dev_priv)) |
c9093354 | 948 | return; |
f3cfcba6 | 949 | |
425d244c JW |
950 | /* Skip init on machines we know falsely report LVDS */ |
951 | if (dmi_check_system(intel_no_lvds)) | |
c9093354 | 952 | return; |
565dcd46 | 953 | |
6e266956 | 954 | if (HAS_PCH_SPLIT(dev_priv)) |
d0669d00 VS |
955 | lvds_reg = PCH_LVDS; |
956 | else | |
957 | lvds_reg = LVDS; | |
958 | ||
959 | lvds = I915_READ(lvds_reg); | |
960 | ||
6e266956 | 961 | if (HAS_PCH_SPLIT(dev_priv)) { |
d0669d00 | 962 | if ((lvds & LVDS_DETECTED) == 0) |
c9093354 | 963 | return; |
6aa23e65 | 964 | if (dev_priv->vbt.edp.support) { |
28c97730 | 965 | DRM_DEBUG_KMS("disable LVDS for eDP support\n"); |
c9093354 | 966 | return; |
32f9d658 | 967 | } |
541998a1 ZW |
968 | } |
969 | ||
eebaed64 | 970 | pin = GMBUS_PIN_PANEL; |
5a69d13d | 971 | if (!intel_bios_is_lvds_present(dev_priv, &pin)) { |
d0669d00 | 972 | if ((lvds & LVDS_PORT_EN) == 0) { |
eebaed64 CW |
973 | DRM_DEBUG_KMS("LVDS is not present in VBT\n"); |
974 | return; | |
975 | } | |
976 | DRM_DEBUG_KMS("LVDS is not present in VBT, but enabled anyway\n"); | |
977 | } | |
978 | ||
b14c5679 | 979 | lvds_encoder = kzalloc(sizeof(*lvds_encoder), GFP_KERNEL); |
29b99b48 | 980 | if (!lvds_encoder) |
c9093354 | 981 | return; |
79e53945 | 982 | |
b14c5679 | 983 | lvds_connector = kzalloc(sizeof(*lvds_connector), GFP_KERNEL); |
c7362c4d | 984 | if (!lvds_connector) { |
29b99b48 | 985 | kfree(lvds_encoder); |
c9093354 | 986 | return; |
bb8a3560 ZW |
987 | } |
988 | ||
9bdbd0b9 ACO |
989 | if (intel_connector_init(&lvds_connector->base) < 0) { |
990 | kfree(lvds_connector); | |
991 | kfree(lvds_encoder); | |
992 | return; | |
993 | } | |
994 | ||
62165e0d JN |
995 | lvds_encoder->attached_connector = lvds_connector; |
996 | ||
29b99b48 | 997 | intel_encoder = &lvds_encoder->base; |
4ef69c7a | 998 | encoder = &intel_encoder->base; |
c7362c4d | 999 | intel_connector = &lvds_connector->base; |
ea5b213a | 1000 | connector = &intel_connector->base; |
bb8a3560 | 1001 | drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs, |
79e53945 JB |
1002 | DRM_MODE_CONNECTOR_LVDS); |
1003 | ||
4ef69c7a | 1004 | drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs, |
580d8ed5 | 1005 | DRM_MODE_ENCODER_LVDS, "LVDS"); |
79e53945 | 1006 | |
c22834ec | 1007 | intel_encoder->enable = intel_enable_lvds; |
f6736a1a | 1008 | intel_encoder->pre_enable = intel_pre_enable_lvds; |
7ae89233 | 1009 | intel_encoder->compute_config = intel_lvds_compute_config; |
d26a5b6e VS |
1010 | if (HAS_PCH_SPLIT(dev_priv)) { |
1011 | intel_encoder->disable = pch_disable_lvds; | |
1012 | intel_encoder->post_disable = pch_post_disable_lvds; | |
1013 | } else { | |
1014 | intel_encoder->disable = gmch_disable_lvds; | |
1015 | } | |
b1dc332c | 1016 | intel_encoder->get_hw_state = intel_lvds_get_hw_state; |
045ac3b5 | 1017 | intel_encoder->get_config = intel_lvds_get_config; |
b1dc332c | 1018 | intel_connector->get_hw_state = intel_connector_get_hw_state; |
c22834ec | 1019 | |
df0e9248 | 1020 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
79e53945 | 1021 | |
03cdc1d4 | 1022 | intel_encoder->type = INTEL_OUTPUT_LVDS; |
79f255a0 | 1023 | intel_encoder->power_domain = POWER_DOMAIN_PORT_OTHER; |
03cdc1d4 | 1024 | intel_encoder->port = PORT_NONE; |
bc079e8b | 1025 | intel_encoder->cloneable = 0; |
6e266956 | 1026 | if (HAS_PCH_SPLIT(dev_priv)) |
27f8227b | 1027 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
5db94019 | 1028 | else if (IS_GEN4(dev_priv)) |
0b9f43a0 | 1029 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); |
27f8227b JB |
1030 | else |
1031 | intel_encoder->crtc_mask = (1 << 1); | |
1032 | ||
79e53945 JB |
1033 | drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs); |
1034 | connector->display_info.subpixel_order = SubPixelHorizontalRGB; | |
1035 | connector->interlace_allowed = false; | |
1036 | connector->doublescan_allowed = false; | |
1037 | ||
d0669d00 | 1038 | lvds_encoder->reg = lvds_reg; |
7dec0606 | 1039 | |
3fbe18d6 | 1040 | /* create the scaling mode property */ |
8b45330a ML |
1041 | allowed_scalers = BIT(DRM_MODE_SCALE_ASPECT); |
1042 | allowed_scalers |= BIT(DRM_MODE_SCALE_FULLSCREEN); | |
1043 | allowed_scalers |= BIT(DRM_MODE_SCALE_CENTER); | |
1044 | drm_connector_attach_scaling_mode_property(connector, allowed_scalers); | |
eead06df | 1045 | connector->state->scaling_mode = DRM_MODE_SCALE_ASPECT; |
ed6143b8 ID |
1046 | |
1047 | intel_lvds_pps_get_hw_state(dev_priv, &lvds_encoder->init_pps); | |
1048 | lvds_encoder->init_lvds_val = lvds; | |
1049 | ||
79e53945 JB |
1050 | /* |
1051 | * LVDS discovery: | |
1052 | * 1) check for EDID on DDC | |
1053 | * 2) check for VBT data | |
1054 | * 3) check to see if LVDS is already on | |
1055 | * if none of the above, no panel | |
1056 | * 4) make sure lid is open | |
1057 | * if closed, act like it's not there for now | |
1058 | */ | |
1059 | ||
79e53945 JB |
1060 | /* |
1061 | * Attempt to get the fixed panel mode from DDC. Assume that the | |
1062 | * preferred mode is the right one. | |
1063 | */ | |
4da98541 | 1064 | mutex_lock(&dev->mode_config.mutex); |
4eddaeec LW |
1065 | if (vga_switcheroo_handler_flags() & VGA_SWITCHEROO_CAN_SWITCH_DDC) |
1066 | edid = drm_get_edid_switcheroo(connector, | |
1067 | intel_gmbus_get_adapter(dev_priv, pin)); | |
1068 | else | |
1069 | edid = drm_get_edid(connector, | |
1070 | intel_gmbus_get_adapter(dev_priv, pin)); | |
9cd300e0 JN |
1071 | if (edid) { |
1072 | if (drm_add_edid_modes(connector, edid)) { | |
3f8ff0e7 | 1073 | drm_mode_connector_update_edid_property(connector, |
9cd300e0 | 1074 | edid); |
3f8ff0e7 | 1075 | } else { |
9cd300e0 JN |
1076 | kfree(edid); |
1077 | edid = ERR_PTR(-EINVAL); | |
3f8ff0e7 | 1078 | } |
9cd300e0 JN |
1079 | } else { |
1080 | edid = ERR_PTR(-ENOENT); | |
3f8ff0e7 | 1081 | } |
9cd300e0 JN |
1082 | lvds_connector->base.edid = edid; |
1083 | ||
79e53945 | 1084 | list_for_each_entry(scan, &connector->probed_modes, head) { |
79e53945 | 1085 | if (scan->type & DRM_MODE_TYPE_PREFERRED) { |
6a9d51b7 CW |
1086 | DRM_DEBUG_KMS("using preferred mode from EDID: "); |
1087 | drm_mode_debug_printmodeline(scan); | |
1088 | ||
dd06f90e | 1089 | fixed_mode = drm_mode_duplicate(dev, scan); |
c329a4ec | 1090 | if (fixed_mode) |
6a9d51b7 | 1091 | goto out; |
79e53945 | 1092 | } |
79e53945 JB |
1093 | } |
1094 | ||
1095 | /* Failed to get EDID, what about VBT? */ | |
41aa3448 | 1096 | if (dev_priv->vbt.lfp_lvds_vbt_mode) { |
6a9d51b7 | 1097 | DRM_DEBUG_KMS("using mode from VBT: "); |
41aa3448 | 1098 | drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode); |
6a9d51b7 | 1099 | |
41aa3448 | 1100 | fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); |
dd06f90e JN |
1101 | if (fixed_mode) { |
1102 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
df457245 VS |
1103 | connector->display_info.width_mm = fixed_mode->width_mm; |
1104 | connector->display_info.height_mm = fixed_mode->height_mm; | |
e285f3cd JB |
1105 | goto out; |
1106 | } | |
79e53945 JB |
1107 | } |
1108 | ||
1109 | /* | |
1110 | * If we didn't get EDID, try checking if the panel is already turned | |
1111 | * on. If so, assume that whatever is currently programmed is the | |
1112 | * correct mode. | |
1113 | */ | |
de330815 VS |
1114 | fixed_mode = intel_encoder_current_mode(intel_encoder); |
1115 | if (fixed_mode) { | |
1116 | DRM_DEBUG_KMS("using current (BIOS) mode: "); | |
1117 | drm_mode_debug_printmodeline(fixed_mode); | |
1118 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
79e53945 JB |
1119 | } |
1120 | ||
1121 | /* If we still don't have a mode after all that, give up. */ | |
dd06f90e | 1122 | if (!fixed_mode) |
79e53945 JB |
1123 | goto failed; |
1124 | ||
79e53945 | 1125 | out: |
4da98541 DV |
1126 | mutex_unlock(&dev->mode_config.mutex); |
1127 | ||
dc911f5b JB |
1128 | intel_panel_init(&intel_connector->panel, fixed_mode, NULL, |
1129 | downclock_mode); | |
fda9ee98 | 1130 | intel_panel_setup_backlight(connector, INVALID_PIPE); |
6f317cfe | 1131 | |
7dec0606 | 1132 | lvds_encoder->is_dual_link = compute_is_dual_link_lvds(lvds_encoder); |
13c7d870 DV |
1133 | DRM_DEBUG_KMS("detected %s-link lvds configuration\n", |
1134 | lvds_encoder->is_dual_link ? "dual" : "single"); | |
1135 | ||
af9b9c19 | 1136 | lvds_encoder->a3_power = lvds & LVDS_A3_POWER_MASK; |
1f835a77 | 1137 | |
db1740a0 JN |
1138 | lvds_connector->lid_notifier.notifier_call = intel_lid_notify; |
1139 | if (acpi_lid_notifier_register(&lvds_connector->lid_notifier)) { | |
28c97730 | 1140 | DRM_DEBUG_KMS("lid notifier registration failed\n"); |
db1740a0 | 1141 | lvds_connector->lid_notifier.notifier_call = NULL; |
c1c7af60 | 1142 | } |
aaa6fd2a | 1143 | |
c9093354 | 1144 | return; |
79e53945 JB |
1145 | |
1146 | failed: | |
4da98541 DV |
1147 | mutex_unlock(&dev->mode_config.mutex); |
1148 | ||
8a4c47f3 | 1149 | DRM_DEBUG_KMS("No LVDS modes found, disabling.\n"); |
79e53945 | 1150 | drm_connector_cleanup(connector); |
1991bdfa | 1151 | drm_encoder_cleanup(encoder); |
29b99b48 | 1152 | kfree(lvds_encoder); |
c7362c4d | 1153 | kfree(lvds_connector); |
c9093354 | 1154 | return; |
79e53945 | 1155 | } |