]>
Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright © 2006-2007 Intel Corporation | |
3 | * Copyright (c) 2006 Dave Airlie <airlied@linux.ie> | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Dave Airlie <airlied@linux.ie> | |
27 | * Jesse Barnes <jesse.barnes@intel.com> | |
28 | */ | |
29 | ||
c1c7af60 | 30 | #include <acpi/button.h> |
565dcd46 | 31 | #include <linux/dmi.h> |
79e53945 | 32 | #include <linux/i2c.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
4eddaeec | 34 | #include <linux/vga_switcheroo.h> |
760285e7 | 35 | #include <drm/drmP.h> |
c6f95f27 | 36 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
37 | #include <drm/drm_crtc.h> |
38 | #include <drm/drm_edid.h> | |
79e53945 | 39 | #include "intel_drv.h" |
760285e7 | 40 | #include <drm/i915_drm.h> |
79e53945 | 41 | #include "i915_drv.h" |
e99da35f | 42 | #include <linux/acpi.h> |
79e53945 | 43 | |
3fbe18d6 | 44 | /* Private structure for the integrated LVDS support */ |
c7362c4d JN |
45 | struct intel_lvds_connector { |
46 | struct intel_connector base; | |
788319d4 | 47 | |
db1740a0 | 48 | struct notifier_block lid_notifier; |
c7362c4d JN |
49 | }; |
50 | ||
ed6143b8 ID |
51 | struct intel_lvds_pps { |
52 | /* 100us units */ | |
53 | int t1_t2; | |
54 | int t3; | |
55 | int t4; | |
56 | int t5; | |
57 | int tx; | |
58 | ||
59 | int divider; | |
60 | ||
61 | int port; | |
62 | bool powerdown_on_reset; | |
63 | }; | |
64 | ||
29b99b48 | 65 | struct intel_lvds_encoder { |
ea5b213a | 66 | struct intel_encoder base; |
788319d4 | 67 | |
13c7d870 | 68 | bool is_dual_link; |
f0f59a00 | 69 | i915_reg_t reg; |
1f835a77 | 70 | u32 a3_power; |
788319d4 | 71 | |
ed6143b8 ID |
72 | struct intel_lvds_pps init_pps; |
73 | u32 init_lvds_val; | |
74 | ||
62165e0d | 75 | struct intel_lvds_connector *attached_connector; |
3fbe18d6 ZY |
76 | }; |
77 | ||
29b99b48 | 78 | static struct intel_lvds_encoder *to_lvds_encoder(struct drm_encoder *encoder) |
ea5b213a | 79 | { |
29b99b48 | 80 | return container_of(encoder, struct intel_lvds_encoder, base.base); |
ea5b213a CW |
81 | } |
82 | ||
c7362c4d | 83 | static struct intel_lvds_connector *to_lvds_connector(struct drm_connector *connector) |
788319d4 | 84 | { |
c7362c4d | 85 | return container_of(connector, struct intel_lvds_connector, base.base); |
788319d4 CW |
86 | } |
87 | ||
b1dc332c DV |
88 | static bool intel_lvds_get_hw_state(struct intel_encoder *encoder, |
89 | enum pipe *pipe) | |
90 | { | |
91 | struct drm_device *dev = encoder->base.dev; | |
fac5e23e | 92 | struct drm_i915_private *dev_priv = to_i915(dev); |
7dec0606 | 93 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
34a6c70f | 94 | enum intel_display_power_domain power_domain; |
7dec0606 | 95 | u32 tmp; |
ecb24482 | 96 | bool ret; |
b1dc332c | 97 | |
34a6c70f | 98 | power_domain = intel_display_port_power_domain(encoder); |
ecb24482 | 99 | if (!intel_display_power_get_if_enabled(dev_priv, power_domain)) |
34a6c70f PZ |
100 | return false; |
101 | ||
ecb24482 ID |
102 | ret = false; |
103 | ||
7dec0606 | 104 | tmp = I915_READ(lvds_encoder->reg); |
b1dc332c DV |
105 | |
106 | if (!(tmp & LVDS_PORT_EN)) | |
ecb24482 | 107 | goto out; |
b1dc332c DV |
108 | |
109 | if (HAS_PCH_CPT(dev)) | |
110 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
111 | else | |
112 | *pipe = PORT_TO_PIPE(tmp); | |
113 | ||
ecb24482 ID |
114 | ret = true; |
115 | ||
116 | out: | |
117 | intel_display_power_put(dev_priv, power_domain); | |
118 | ||
119 | return ret; | |
b1dc332c DV |
120 | } |
121 | ||
045ac3b5 | 122 | static void intel_lvds_get_config(struct intel_encoder *encoder, |
5cec258b | 123 | struct intel_crtc_state *pipe_config) |
045ac3b5 JB |
124 | { |
125 | struct drm_device *dev = encoder->base.dev; | |
fac5e23e | 126 | struct drm_i915_private *dev_priv = to_i915(dev); |
d0669d00 VS |
127 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
128 | u32 tmp, flags = 0; | |
045ac3b5 | 129 | |
d0669d00 | 130 | tmp = I915_READ(lvds_encoder->reg); |
045ac3b5 JB |
131 | if (tmp & LVDS_HSYNC_POLARITY) |
132 | flags |= DRM_MODE_FLAG_NHSYNC; | |
133 | else | |
134 | flags |= DRM_MODE_FLAG_PHSYNC; | |
135 | if (tmp & LVDS_VSYNC_POLARITY) | |
136 | flags |= DRM_MODE_FLAG_NVSYNC; | |
137 | else | |
138 | flags |= DRM_MODE_FLAG_PVSYNC; | |
139 | ||
2d112de7 | 140 | pipe_config->base.adjusted_mode.flags |= flags; |
06922821 | 141 | |
a0cbe6a3 JN |
142 | if (INTEL_INFO(dev)->gen < 5) |
143 | pipe_config->gmch_pfit.lvds_border_bits = | |
144 | tmp & LVDS_BORDER_ENABLE; | |
145 | ||
6b89cdde DV |
146 | /* gen2/3 store dither state in pfit control, needs to match */ |
147 | if (INTEL_INFO(dev)->gen < 4) { | |
148 | tmp = I915_READ(PFIT_CONTROL); | |
149 | ||
150 | pipe_config->gmch_pfit.control |= tmp & PANEL_8TO6_DITHER_ENABLE; | |
151 | } | |
152 | ||
e3b247da | 153 | pipe_config->base.adjusted_mode.crtc_clock = pipe_config->port_clock; |
045ac3b5 JB |
154 | } |
155 | ||
ed6143b8 ID |
156 | static void intel_lvds_pps_get_hw_state(struct drm_i915_private *dev_priv, |
157 | struct intel_lvds_pps *pps) | |
158 | { | |
159 | u32 val; | |
160 | ||
161 | pps->powerdown_on_reset = I915_READ(PP_CONTROL(0)) & PANEL_POWER_RESET; | |
162 | ||
163 | val = I915_READ(PP_ON_DELAYS(0)); | |
164 | pps->port = (val & PANEL_PORT_SELECT_MASK) >> | |
165 | PANEL_PORT_SELECT_SHIFT; | |
166 | pps->t1_t2 = (val & PANEL_POWER_UP_DELAY_MASK) >> | |
167 | PANEL_POWER_UP_DELAY_SHIFT; | |
168 | pps->t5 = (val & PANEL_LIGHT_ON_DELAY_MASK) >> | |
169 | PANEL_LIGHT_ON_DELAY_SHIFT; | |
170 | ||
171 | val = I915_READ(PP_OFF_DELAYS(0)); | |
172 | pps->t3 = (val & PANEL_POWER_DOWN_DELAY_MASK) >> | |
173 | PANEL_POWER_DOWN_DELAY_SHIFT; | |
174 | pps->tx = (val & PANEL_LIGHT_OFF_DELAY_MASK) >> | |
175 | PANEL_LIGHT_OFF_DELAY_SHIFT; | |
176 | ||
177 | val = I915_READ(PP_DIVISOR(0)); | |
178 | pps->divider = (val & PP_REFERENCE_DIVIDER_MASK) >> | |
179 | PP_REFERENCE_DIVIDER_SHIFT; | |
180 | val = (val & PANEL_POWER_CYCLE_DELAY_MASK) >> | |
181 | PANEL_POWER_CYCLE_DELAY_SHIFT; | |
182 | /* | |
183 | * Remove the BSpec specified +1 (100ms) offset that accounts for a | |
184 | * too short power-cycle delay due to the asynchronous programming of | |
185 | * the register. | |
186 | */ | |
187 | if (val) | |
188 | val--; | |
189 | /* Convert from 100ms to 100us units */ | |
190 | pps->t4 = val * 1000; | |
191 | ||
192 | if (INTEL_INFO(dev_priv)->gen <= 4 && | |
193 | pps->t1_t2 == 0 && pps->t5 == 0 && pps->t3 == 0 && pps->tx == 0) { | |
194 | DRM_DEBUG_KMS("Panel power timings uninitialized, " | |
195 | "setting defaults\n"); | |
196 | /* Set T2 to 40ms and T5 to 200ms in 100 usec units */ | |
197 | pps->t1_t2 = 40 * 10; | |
198 | pps->t5 = 200 * 10; | |
199 | /* Set T3 to 35ms and Tx to 200ms in 100 usec units */ | |
200 | pps->t3 = 35 * 10; | |
201 | pps->tx = 200 * 10; | |
202 | } | |
203 | ||
204 | DRM_DEBUG_DRIVER("LVDS PPS:t1+t2 %d t3 %d t4 %d t5 %d tx %d " | |
205 | "divider %d port %d powerdown_on_reset %d\n", | |
206 | pps->t1_t2, pps->t3, pps->t4, pps->t5, pps->tx, | |
207 | pps->divider, pps->port, pps->powerdown_on_reset); | |
208 | } | |
209 | ||
210 | static void intel_lvds_pps_init_hw(struct drm_i915_private *dev_priv, | |
211 | struct intel_lvds_pps *pps) | |
212 | { | |
213 | u32 val; | |
214 | ||
215 | val = I915_READ(PP_CONTROL(0)); | |
216 | WARN_ON((val & PANEL_UNLOCK_MASK) != PANEL_UNLOCK_REGS); | |
217 | if (pps->powerdown_on_reset) | |
218 | val |= PANEL_POWER_RESET; | |
219 | I915_WRITE(PP_CONTROL(0), val); | |
220 | ||
221 | I915_WRITE(PP_ON_DELAYS(0), (pps->port << PANEL_PORT_SELECT_SHIFT) | | |
222 | (pps->t1_t2 << PANEL_POWER_UP_DELAY_SHIFT) | | |
223 | (pps->t5 << PANEL_LIGHT_ON_DELAY_SHIFT)); | |
224 | I915_WRITE(PP_OFF_DELAYS(0), (pps->t3 << PANEL_POWER_DOWN_DELAY_SHIFT) | | |
225 | (pps->tx << PANEL_LIGHT_OFF_DELAY_SHIFT)); | |
226 | ||
227 | val = pps->divider << PP_REFERENCE_DIVIDER_SHIFT; | |
228 | val |= (DIV_ROUND_UP(pps->t4, 1000) + 1) << | |
229 | PANEL_POWER_CYCLE_DELAY_SHIFT; | |
230 | I915_WRITE(PP_DIVISOR(0), val); | |
231 | } | |
232 | ||
fd6bbda9 ML |
233 | static void intel_pre_enable_lvds(struct intel_encoder *encoder, |
234 | struct intel_crtc_state *pipe_config, | |
235 | struct drm_connector_state *conn_state) | |
fc683091 DV |
236 | { |
237 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); | |
d468e21e ML |
238 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
239 | struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc); | |
240 | const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; | |
55607e8a | 241 | int pipe = crtc->pipe; |
fc683091 DV |
242 | u32 temp; |
243 | ||
d468e21e | 244 | if (HAS_PCH_SPLIT(dev_priv)) { |
55607e8a DV |
245 | assert_fdi_rx_pll_disabled(dev_priv, pipe); |
246 | assert_shared_dpll_disabled(dev_priv, | |
d468e21e | 247 | pipe_config->shared_dpll); |
55607e8a DV |
248 | } else { |
249 | assert_pll_disabled(dev_priv, pipe); | |
250 | } | |
251 | ||
ed6143b8 ID |
252 | intel_lvds_pps_init_hw(dev_priv, &lvds_encoder->init_pps); |
253 | ||
254 | temp = lvds_encoder->init_lvds_val; | |
fc683091 | 255 | temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP; |
62810e5a | 256 | |
d468e21e | 257 | if (HAS_PCH_CPT(dev_priv)) { |
62810e5a DV |
258 | temp &= ~PORT_TRANS_SEL_MASK; |
259 | temp |= PORT_TRANS_SEL_CPT(pipe); | |
fc683091 | 260 | } else { |
62810e5a DV |
261 | if (pipe == 1) { |
262 | temp |= LVDS_PIPEB_SELECT; | |
263 | } else { | |
264 | temp &= ~LVDS_PIPEB_SELECT; | |
265 | } | |
fc683091 | 266 | } |
62810e5a | 267 | |
fc683091 | 268 | /* set the corresponsding LVDS_BORDER bit */ |
2fa2fe9a | 269 | temp &= ~LVDS_BORDER_ENABLE; |
d468e21e | 270 | temp |= pipe_config->gmch_pfit.lvds_border_bits; |
fc683091 DV |
271 | /* Set the B0-B3 data pairs corresponding to whether we're going to |
272 | * set the DPLLs for dual-channel mode or not. | |
273 | */ | |
274 | if (lvds_encoder->is_dual_link) | |
275 | temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP; | |
276 | else | |
277 | temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP); | |
278 | ||
279 | /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP) | |
280 | * appropriately here, but we need to look more thoroughly into how | |
1f835a77 PZ |
281 | * panels behave in the two modes. For now, let's just maintain the |
282 | * value we got from the BIOS. | |
fc683091 | 283 | */ |
f1fda745 CW |
284 | temp &= ~LVDS_A3_POWER_MASK; |
285 | temp |= lvds_encoder->a3_power; | |
62810e5a DV |
286 | |
287 | /* Set the dithering flag on LVDS as needed, note that there is no | |
288 | * special lvds dither control bit on pch-split platforms, dithering is | |
289 | * only controlled through the PIPECONF reg. */ | |
7e22dbbb | 290 | if (IS_GEN4(dev_priv)) { |
d8b32247 DV |
291 | /* Bspec wording suggests that LVDS port dithering only exists |
292 | * for 18bpp panels. */ | |
d468e21e | 293 | if (pipe_config->dither && pipe_config->pipe_bpp == 18) |
fc683091 DV |
294 | temp |= LVDS_ENABLE_DITHER; |
295 | else | |
296 | temp &= ~LVDS_ENABLE_DITHER; | |
297 | } | |
298 | temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY); | |
4c6df4b4 | 299 | if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC) |
fc683091 | 300 | temp |= LVDS_HSYNC_POLARITY; |
4c6df4b4 | 301 | if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC) |
fc683091 DV |
302 | temp |= LVDS_VSYNC_POLARITY; |
303 | ||
304 | I915_WRITE(lvds_encoder->reg, temp); | |
305 | } | |
306 | ||
79e53945 JB |
307 | /** |
308 | * Sets the power state for the panel. | |
309 | */ | |
fd6bbda9 ML |
310 | static void intel_enable_lvds(struct intel_encoder *encoder, |
311 | struct intel_crtc_state *pipe_config, | |
312 | struct drm_connector_state *conn_state) | |
79e53945 | 313 | { |
c22834ec | 314 | struct drm_device *dev = encoder->base.dev; |
29b99b48 | 315 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
752aa88a JB |
316 | struct intel_connector *intel_connector = |
317 | &lvds_encoder->attached_connector->base; | |
fac5e23e | 318 | struct drm_i915_private *dev_priv = to_i915(dev); |
79e53945 | 319 | |
7dec0606 | 320 | I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) | LVDS_PORT_EN); |
e9e331a8 | 321 | |
5a162e22 | 322 | I915_WRITE(PP_CONTROL(0), I915_READ(PP_CONTROL(0)) | PANEL_POWER_ON); |
7dec0606 | 323 | POSTING_READ(lvds_encoder->reg); |
44cb734c | 324 | if (intel_wait_for_register(dev_priv, PP_STATUS(0), PP_ON, PP_ON, 1000)) |
de842eff | 325 | DRM_ERROR("timed out waiting for panel to power on\n"); |
2a1292fd | 326 | |
752aa88a | 327 | intel_panel_enable_backlight(intel_connector); |
2a1292fd CW |
328 | } |
329 | ||
fd6bbda9 ML |
330 | static void intel_disable_lvds(struct intel_encoder *encoder, |
331 | struct intel_crtc_state *old_crtc_state, | |
332 | struct drm_connector_state *old_conn_state) | |
2a1292fd | 333 | { |
29b99b48 | 334 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); |
d468e21e | 335 | struct drm_i915_private *dev_priv = to_i915(encoder->base.dev); |
2a1292fd | 336 | |
5a162e22 | 337 | I915_WRITE(PP_CONTROL(0), I915_READ(PP_CONTROL(0)) & ~PANEL_POWER_ON); |
44cb734c | 338 | if (intel_wait_for_register(dev_priv, PP_STATUS(0), PP_ON, 0, 1000)) |
de842eff | 339 | DRM_ERROR("timed out waiting for panel to power off\n"); |
2a1292fd | 340 | |
7dec0606 DV |
341 | I915_WRITE(lvds_encoder->reg, I915_READ(lvds_encoder->reg) & ~LVDS_PORT_EN); |
342 | POSTING_READ(lvds_encoder->reg); | |
79e53945 JB |
343 | } |
344 | ||
fd6bbda9 ML |
345 | static void gmch_disable_lvds(struct intel_encoder *encoder, |
346 | struct intel_crtc_state *old_crtc_state, | |
347 | struct drm_connector_state *old_conn_state) | |
348 | ||
d26a5b6e VS |
349 | { |
350 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); | |
351 | struct intel_connector *intel_connector = | |
352 | &lvds_encoder->attached_connector->base; | |
353 | ||
354 | intel_panel_disable_backlight(intel_connector); | |
355 | ||
fd6bbda9 | 356 | intel_disable_lvds(encoder, old_crtc_state, old_conn_state); |
d26a5b6e VS |
357 | } |
358 | ||
fd6bbda9 ML |
359 | static void pch_disable_lvds(struct intel_encoder *encoder, |
360 | struct intel_crtc_state *old_crtc_state, | |
361 | struct drm_connector_state *old_conn_state) | |
d26a5b6e VS |
362 | { |
363 | struct intel_lvds_encoder *lvds_encoder = to_lvds_encoder(&encoder->base); | |
364 | struct intel_connector *intel_connector = | |
365 | &lvds_encoder->attached_connector->base; | |
366 | ||
367 | intel_panel_disable_backlight(intel_connector); | |
368 | } | |
369 | ||
fd6bbda9 ML |
370 | static void pch_post_disable_lvds(struct intel_encoder *encoder, |
371 | struct intel_crtc_state *old_crtc_state, | |
372 | struct drm_connector_state *old_conn_state) | |
d26a5b6e | 373 | { |
fd6bbda9 | 374 | intel_disable_lvds(encoder, old_crtc_state, old_conn_state); |
d26a5b6e VS |
375 | } |
376 | ||
c19de8eb DL |
377 | static enum drm_mode_status |
378 | intel_lvds_mode_valid(struct drm_connector *connector, | |
379 | struct drm_display_mode *mode) | |
79e53945 | 380 | { |
dd06f90e JN |
381 | struct intel_connector *intel_connector = to_intel_connector(connector); |
382 | struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode; | |
7f7b58cc | 383 | int max_pixclk = to_i915(connector->dev)->max_dotclk_freq; |
79e53945 | 384 | |
788319d4 CW |
385 | if (mode->hdisplay > fixed_mode->hdisplay) |
386 | return MODE_PANEL; | |
387 | if (mode->vdisplay > fixed_mode->vdisplay) | |
388 | return MODE_PANEL; | |
7f7b58cc MK |
389 | if (fixed_mode->clock > max_pixclk) |
390 | return MODE_CLOCK_HIGH; | |
79e53945 JB |
391 | |
392 | return MODE_OK; | |
393 | } | |
394 | ||
7ae89233 | 395 | static bool intel_lvds_compute_config(struct intel_encoder *intel_encoder, |
0a478c27 ML |
396 | struct intel_crtc_state *pipe_config, |
397 | struct drm_connector_state *conn_state) | |
79e53945 | 398 | { |
7ae89233 | 399 | struct drm_device *dev = intel_encoder->base.dev; |
7ae89233 DV |
400 | struct intel_lvds_encoder *lvds_encoder = |
401 | to_lvds_encoder(&intel_encoder->base); | |
4d891523 JN |
402 | struct intel_connector *intel_connector = |
403 | &lvds_encoder->attached_connector->base; | |
2d112de7 | 404 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
d21bd67b | 405 | struct intel_crtc *intel_crtc = to_intel_crtc(pipe_config->base.crtc); |
4e53c2e0 | 406 | unsigned int lvds_bpp; |
79e53945 JB |
407 | |
408 | /* Should never happen!! */ | |
a6c45cf0 | 409 | if (INTEL_INFO(dev)->gen < 4 && intel_crtc->pipe == 0) { |
1ae8c0a5 | 410 | DRM_ERROR("Can't support LVDS on pipe A\n"); |
79e53945 JB |
411 | return false; |
412 | } | |
413 | ||
1f835a77 | 414 | if (lvds_encoder->a3_power == LVDS_A3_POWER_UP) |
4e53c2e0 DV |
415 | lvds_bpp = 8*3; |
416 | else | |
417 | lvds_bpp = 6*3; | |
418 | ||
e29c22c0 | 419 | if (lvds_bpp != pipe_config->pipe_bpp && !pipe_config->bw_constrained) { |
4e53c2e0 DV |
420 | DRM_DEBUG_KMS("forcing display bpp (was %d) to LVDS (%d)\n", |
421 | pipe_config->pipe_bpp, lvds_bpp); | |
422 | pipe_config->pipe_bpp = lvds_bpp; | |
423 | } | |
d8b32247 | 424 | |
79e53945 | 425 | /* |
71677043 | 426 | * We have timings from the BIOS for the panel, put them in |
79e53945 JB |
427 | * to the adjusted mode. The CRTC will be set up for this mode, |
428 | * with the panel scaling set up to source from the H/VDisplay | |
429 | * of the original mode. | |
430 | */ | |
4d891523 | 431 | intel_fixed_panel_mode(intel_connector->panel.fixed_mode, |
dd06f90e | 432 | adjusted_mode); |
1d8e1c75 CW |
433 | |
434 | if (HAS_PCH_SPLIT(dev)) { | |
5bfe2ac0 DV |
435 | pipe_config->has_pch_encoder = true; |
436 | ||
b074cec8 JB |
437 | intel_pch_panel_fitting(intel_crtc, pipe_config, |
438 | intel_connector->panel.fitting_mode); | |
2dd24552 JB |
439 | } else { |
440 | intel_gmch_panel_fitting(intel_crtc, pipe_config, | |
441 | intel_connector->panel.fitting_mode); | |
79e53945 | 442 | |
21d8a475 | 443 | } |
f9bef081 | 444 | |
79e53945 JB |
445 | /* |
446 | * XXX: It would be nice to support lower refresh rates on the | |
447 | * panels to reduce power consumption, and perhaps match the | |
448 | * user's requested refresh rate. | |
449 | */ | |
450 | ||
451 | return true; | |
452 | } | |
453 | ||
79e53945 JB |
454 | /** |
455 | * Detect the LVDS connection. | |
456 | * | |
b42d4c5c JB |
457 | * Since LVDS doesn't have hotlug, we use the lid as a proxy. Open means |
458 | * connected and closed means disconnected. We also send hotplug events as | |
459 | * needed, using lid status notification from the input layer. | |
79e53945 | 460 | */ |
7b334fcb | 461 | static enum drm_connector_status |
930a9e28 | 462 | intel_lvds_detect(struct drm_connector *connector, bool force) |
79e53945 | 463 | { |
7b9c5abe | 464 | struct drm_device *dev = connector->dev; |
6ee3b5a1 | 465 | enum drm_connector_status status; |
b42d4c5c | 466 | |
164c8598 | 467 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 468 | connector->base.id, connector->name); |
164c8598 | 469 | |
fe16d949 CW |
470 | status = intel_panel_detect(dev); |
471 | if (status != connector_status_unknown) | |
472 | return status; | |
01fe9dbd | 473 | |
6ee3b5a1 | 474 | return connector_status_connected; |
79e53945 JB |
475 | } |
476 | ||
477 | /** | |
478 | * Return the list of DDC modes if available, or the BIOS fixed mode otherwise. | |
479 | */ | |
480 | static int intel_lvds_get_modes(struct drm_connector *connector) | |
481 | { | |
62165e0d | 482 | struct intel_lvds_connector *lvds_connector = to_lvds_connector(connector); |
79e53945 | 483 | struct drm_device *dev = connector->dev; |
788319d4 | 484 | struct drm_display_mode *mode; |
79e53945 | 485 | |
9cd300e0 | 486 | /* use cached edid if we have one */ |
2aa4f099 | 487 | if (!IS_ERR_OR_NULL(lvds_connector->base.edid)) |
9cd300e0 | 488 | return drm_add_edid_modes(connector, lvds_connector->base.edid); |
79e53945 | 489 | |
dd06f90e | 490 | mode = drm_mode_duplicate(dev, lvds_connector->base.panel.fixed_mode); |
311bd68e | 491 | if (mode == NULL) |
788319d4 | 492 | return 0; |
79e53945 | 493 | |
788319d4 CW |
494 | drm_mode_probed_add(connector, mode); |
495 | return 1; | |
79e53945 JB |
496 | } |
497 | ||
0544edfd TB |
498 | static int intel_no_modeset_on_lid_dmi_callback(const struct dmi_system_id *id) |
499 | { | |
bc0daf48 | 500 | DRM_INFO("Skipping forced modeset for %s\n", id->ident); |
0544edfd TB |
501 | return 1; |
502 | } | |
503 | ||
504 | /* The GPU hangs up on these systems if modeset is performed on LID open */ | |
505 | static const struct dmi_system_id intel_no_modeset_on_lid[] = { | |
506 | { | |
507 | .callback = intel_no_modeset_on_lid_dmi_callback, | |
508 | .ident = "Toshiba Tecra A11", | |
509 | .matches = { | |
510 | DMI_MATCH(DMI_SYS_VENDOR, "TOSHIBA"), | |
511 | DMI_MATCH(DMI_PRODUCT_NAME, "TECRA A11"), | |
512 | }, | |
513 | }, | |
514 | ||
515 | { } /* terminating entry */ | |
516 | }; | |
517 | ||
c9354c85 | 518 | /* |
b8efb17b ZR |
519 | * Lid events. Note the use of 'modeset': |
520 | * - we set it to MODESET_ON_LID_OPEN on lid close, | |
521 | * and set it to MODESET_DONE on open | |
c9354c85 | 522 | * - we use it as a "only once" bit (ie we ignore |
b8efb17b ZR |
523 | * duplicate events where it was already properly set) |
524 | * - the suspend/resume paths will set it to | |
525 | * MODESET_SUSPENDED and ignore the lid open event, | |
526 | * because they restore the mode ("lid open"). | |
c9354c85 | 527 | */ |
c1c7af60 JB |
528 | static int intel_lid_notify(struct notifier_block *nb, unsigned long val, |
529 | void *unused) | |
530 | { | |
db1740a0 JN |
531 | struct intel_lvds_connector *lvds_connector = |
532 | container_of(nb, struct intel_lvds_connector, lid_notifier); | |
533 | struct drm_connector *connector = &lvds_connector->base.base; | |
534 | struct drm_device *dev = connector->dev; | |
fac5e23e | 535 | struct drm_i915_private *dev_priv = to_i915(dev); |
c1c7af60 | 536 | |
2fb4e61d AW |
537 | if (dev->switch_power_state != DRM_SWITCH_POWER_ON) |
538 | return NOTIFY_OK; | |
539 | ||
b8efb17b ZR |
540 | mutex_lock(&dev_priv->modeset_restore_lock); |
541 | if (dev_priv->modeset_restore == MODESET_SUSPENDED) | |
542 | goto exit; | |
a2565377 ZY |
543 | /* |
544 | * check and update the status of LVDS connector after receiving | |
545 | * the LID nofication event. | |
546 | */ | |
db1740a0 | 547 | connector->status = connector->funcs->detect(connector, false); |
7b334fcb | 548 | |
0544edfd TB |
549 | /* Don't force modeset on machines where it causes a GPU lockup */ |
550 | if (dmi_check_system(intel_no_modeset_on_lid)) | |
b8efb17b | 551 | goto exit; |
c9354c85 | 552 | if (!acpi_lid_open()) { |
b8efb17b ZR |
553 | /* do modeset on next lid open event */ |
554 | dev_priv->modeset_restore = MODESET_ON_LID_OPEN; | |
555 | goto exit; | |
06891e27 | 556 | } |
c1c7af60 | 557 | |
b8efb17b ZR |
558 | if (dev_priv->modeset_restore == MODESET_DONE) |
559 | goto exit; | |
c9354c85 | 560 | |
5be19d91 DV |
561 | /* |
562 | * Some old platform's BIOS love to wreak havoc while the lid is closed. | |
563 | * We try to detect this here and undo any damage. The split for PCH | |
564 | * platforms is rather conservative and a bit arbitrary expect that on | |
565 | * those platforms VGA disabling requires actual legacy VGA I/O access, | |
566 | * and as part of the cleanup in the hw state restore we also redisable | |
567 | * the vga plane. | |
568 | */ | |
9f54d4bd | 569 | if (!HAS_PCH_SPLIT(dev)) |
043e9bda | 570 | intel_display_resume(dev); |
06324194 | 571 | |
b8efb17b ZR |
572 | dev_priv->modeset_restore = MODESET_DONE; |
573 | ||
574 | exit: | |
575 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
c1c7af60 JB |
576 | return NOTIFY_OK; |
577 | } | |
578 | ||
79e53945 JB |
579 | /** |
580 | * intel_lvds_destroy - unregister and free LVDS structures | |
581 | * @connector: connector to free | |
582 | * | |
583 | * Unregister the DDC bus for this connector then free the driver private | |
584 | * structure. | |
585 | */ | |
586 | static void intel_lvds_destroy(struct drm_connector *connector) | |
587 | { | |
db1740a0 JN |
588 | struct intel_lvds_connector *lvds_connector = |
589 | to_lvds_connector(connector); | |
79e53945 | 590 | |
db1740a0 JN |
591 | if (lvds_connector->lid_notifier.notifier_call) |
592 | acpi_lid_notifier_unregister(&lvds_connector->lid_notifier); | |
79e53945 | 593 | |
9cd300e0 JN |
594 | if (!IS_ERR_OR_NULL(lvds_connector->base.edid)) |
595 | kfree(lvds_connector->base.edid); | |
596 | ||
1d508706 | 597 | intel_panel_fini(&lvds_connector->base.panel); |
aaa6fd2a | 598 | |
79e53945 JB |
599 | drm_connector_cleanup(connector); |
600 | kfree(connector); | |
601 | } | |
602 | ||
335041ed JB |
603 | static int intel_lvds_set_property(struct drm_connector *connector, |
604 | struct drm_property *property, | |
605 | uint64_t value) | |
606 | { | |
4d891523 | 607 | struct intel_connector *intel_connector = to_intel_connector(connector); |
3fbe18d6 | 608 | struct drm_device *dev = connector->dev; |
3fbe18d6 | 609 | |
788319d4 | 610 | if (property == dev->mode_config.scaling_mode_property) { |
62165e0d | 611 | struct drm_crtc *crtc; |
bb8a3560 | 612 | |
53bd8389 JB |
613 | if (value == DRM_MODE_SCALE_NONE) { |
614 | DRM_DEBUG_KMS("no scaling not supported\n"); | |
788319d4 | 615 | return -EINVAL; |
3fbe18d6 | 616 | } |
788319d4 | 617 | |
4d891523 | 618 | if (intel_connector->panel.fitting_mode == value) { |
3fbe18d6 ZY |
619 | /* the LVDS scaling property is not changed */ |
620 | return 0; | |
621 | } | |
4d891523 | 622 | intel_connector->panel.fitting_mode = value; |
62165e0d JN |
623 | |
624 | crtc = intel_attached_encoder(connector)->base.crtc; | |
83d65738 | 625 | if (crtc && crtc->state->enable) { |
3fbe18d6 ZY |
626 | /* |
627 | * If the CRTC is enabled, the display will be changed | |
628 | * according to the new panel fitting mode. | |
629 | */ | |
c0c36b94 | 630 | intel_crtc_restore_mode(crtc); |
3fbe18d6 ZY |
631 | } |
632 | } | |
633 | ||
335041ed JB |
634 | return 0; |
635 | } | |
636 | ||
79e53945 JB |
637 | static const struct drm_connector_helper_funcs intel_lvds_connector_helper_funcs = { |
638 | .get_modes = intel_lvds_get_modes, | |
639 | .mode_valid = intel_lvds_mode_valid, | |
79e53945 JB |
640 | }; |
641 | ||
642 | static const struct drm_connector_funcs intel_lvds_connector_funcs = { | |
4d688a2a | 643 | .dpms = drm_atomic_helper_connector_dpms, |
79e53945 JB |
644 | .detect = intel_lvds_detect, |
645 | .fill_modes = drm_helper_probe_single_connector_modes, | |
335041ed | 646 | .set_property = intel_lvds_set_property, |
2545e4a6 | 647 | .atomic_get_property = intel_connector_atomic_get_property, |
1ebaa0b9 | 648 | .late_register = intel_connector_register, |
c191eca1 | 649 | .early_unregister = intel_connector_unregister, |
79e53945 | 650 | .destroy = intel_lvds_destroy, |
c6f95f27 | 651 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
98969725 | 652 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, |
79e53945 JB |
653 | }; |
654 | ||
79e53945 | 655 | static const struct drm_encoder_funcs intel_lvds_enc_funcs = { |
ea5b213a | 656 | .destroy = intel_encoder_destroy, |
79e53945 JB |
657 | }; |
658 | ||
bbe1c274 | 659 | static int intel_no_lvds_dmi_callback(const struct dmi_system_id *id) |
425d244c | 660 | { |
bc0daf48 | 661 | DRM_INFO("Skipping LVDS initialization for %s\n", id->ident); |
425d244c JW |
662 | return 1; |
663 | } | |
79e53945 | 664 | |
425d244c | 665 | /* These systems claim to have LVDS, but really don't */ |
93c05f22 | 666 | static const struct dmi_system_id intel_no_lvds[] = { |
425d244c JW |
667 | { |
668 | .callback = intel_no_lvds_dmi_callback, | |
669 | .ident = "Apple Mac Mini (Core series)", | |
670 | .matches = { | |
98acd46f | 671 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
672 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini1,1"), |
673 | }, | |
674 | }, | |
675 | { | |
676 | .callback = intel_no_lvds_dmi_callback, | |
677 | .ident = "Apple Mac Mini (Core 2 series)", | |
678 | .matches = { | |
98acd46f | 679 | DMI_MATCH(DMI_SYS_VENDOR, "Apple"), |
425d244c JW |
680 | DMI_MATCH(DMI_PRODUCT_NAME, "Macmini2,1"), |
681 | }, | |
682 | }, | |
683 | { | |
684 | .callback = intel_no_lvds_dmi_callback, | |
685 | .ident = "MSI IM-945GSE-A", | |
686 | .matches = { | |
687 | DMI_MATCH(DMI_SYS_VENDOR, "MSI"), | |
688 | DMI_MATCH(DMI_PRODUCT_NAME, "A9830IMS"), | |
689 | }, | |
690 | }, | |
691 | { | |
692 | .callback = intel_no_lvds_dmi_callback, | |
693 | .ident = "Dell Studio Hybrid", | |
694 | .matches = { | |
695 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
696 | DMI_MATCH(DMI_PRODUCT_NAME, "Studio Hybrid 140g"), | |
697 | }, | |
698 | }, | |
70aa96ca JW |
699 | { |
700 | .callback = intel_no_lvds_dmi_callback, | |
b066254f PC |
701 | .ident = "Dell OptiPlex FX170", |
702 | .matches = { | |
703 | DMI_MATCH(DMI_SYS_VENDOR, "Dell Inc."), | |
704 | DMI_MATCH(DMI_PRODUCT_NAME, "OptiPlex FX170"), | |
705 | }, | |
706 | }, | |
707 | { | |
708 | .callback = intel_no_lvds_dmi_callback, | |
70aa96ca JW |
709 | .ident = "AOpen Mini PC", |
710 | .matches = { | |
711 | DMI_MATCH(DMI_SYS_VENDOR, "AOpen"), | |
712 | DMI_MATCH(DMI_PRODUCT_NAME, "i965GMx-IF"), | |
713 | }, | |
714 | }, | |
ed8c754b TV |
715 | { |
716 | .callback = intel_no_lvds_dmi_callback, | |
717 | .ident = "AOpen Mini PC MP915", | |
718 | .matches = { | |
719 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
720 | DMI_MATCH(DMI_BOARD_NAME, "i915GMx-F"), | |
721 | }, | |
722 | }, | |
22ab70d3 KP |
723 | { |
724 | .callback = intel_no_lvds_dmi_callback, | |
725 | .ident = "AOpen i915GMm-HFS", | |
726 | .matches = { | |
727 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
728 | DMI_MATCH(DMI_BOARD_NAME, "i915GMm-HFS"), | |
729 | }, | |
730 | }, | |
e57b6886 DV |
731 | { |
732 | .callback = intel_no_lvds_dmi_callback, | |
733 | .ident = "AOpen i45GMx-I", | |
734 | .matches = { | |
735 | DMI_MATCH(DMI_BOARD_VENDOR, "AOpen"), | |
736 | DMI_MATCH(DMI_BOARD_NAME, "i45GMx-I"), | |
737 | }, | |
738 | }, | |
fa0864b2 MC |
739 | { |
740 | .callback = intel_no_lvds_dmi_callback, | |
741 | .ident = "Aopen i945GTt-VFA", | |
742 | .matches = { | |
743 | DMI_MATCH(DMI_PRODUCT_VERSION, "AO00001JW"), | |
744 | }, | |
745 | }, | |
9875557e SB |
746 | { |
747 | .callback = intel_no_lvds_dmi_callback, | |
748 | .ident = "Clientron U800", | |
749 | .matches = { | |
750 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
751 | DMI_MATCH(DMI_PRODUCT_NAME, "U800"), | |
752 | }, | |
753 | }, | |
6a574b5b | 754 | { |
44306ab3 JS |
755 | .callback = intel_no_lvds_dmi_callback, |
756 | .ident = "Clientron E830", | |
757 | .matches = { | |
758 | DMI_MATCH(DMI_SYS_VENDOR, "Clientron"), | |
759 | DMI_MATCH(DMI_PRODUCT_NAME, "E830"), | |
760 | }, | |
761 | }, | |
762 | { | |
6a574b5b HG |
763 | .callback = intel_no_lvds_dmi_callback, |
764 | .ident = "Asus EeeBox PC EB1007", | |
765 | .matches = { | |
766 | DMI_MATCH(DMI_SYS_VENDOR, "ASUSTeK Computer INC."), | |
767 | DMI_MATCH(DMI_PRODUCT_NAME, "EB1007"), | |
768 | }, | |
769 | }, | |
0999bbe0 AJ |
770 | { |
771 | .callback = intel_no_lvds_dmi_callback, | |
772 | .ident = "Asus AT5NM10T-I", | |
773 | .matches = { | |
774 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
775 | DMI_MATCH(DMI_BOARD_NAME, "AT5NM10T-I"), | |
776 | }, | |
777 | }, | |
33471119 JBG |
778 | { |
779 | .callback = intel_no_lvds_dmi_callback, | |
45a211d7 | 780 | .ident = "Hewlett-Packard HP t5740", |
33471119 JBG |
781 | .matches = { |
782 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
45a211d7 | 783 | DMI_MATCH(DMI_PRODUCT_NAME, " t5740"), |
33471119 JBG |
784 | }, |
785 | }, | |
f5b8a7ed MG |
786 | { |
787 | .callback = intel_no_lvds_dmi_callback, | |
788 | .ident = "Hewlett-Packard t5745", | |
789 | .matches = { | |
790 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 791 | DMI_MATCH(DMI_PRODUCT_NAME, "hp t5745"), |
f5b8a7ed MG |
792 | }, |
793 | }, | |
794 | { | |
795 | .callback = intel_no_lvds_dmi_callback, | |
796 | .ident = "Hewlett-Packard st5747", | |
797 | .matches = { | |
798 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
62004978 | 799 | DMI_MATCH(DMI_PRODUCT_NAME, "hp st5747"), |
f5b8a7ed MG |
800 | }, |
801 | }, | |
97effadb AA |
802 | { |
803 | .callback = intel_no_lvds_dmi_callback, | |
804 | .ident = "MSI Wind Box DC500", | |
805 | .matches = { | |
806 | DMI_MATCH(DMI_BOARD_VENDOR, "MICRO-STAR INTERNATIONAL CO., LTD"), | |
807 | DMI_MATCH(DMI_BOARD_NAME, "MS-7469"), | |
808 | }, | |
809 | }, | |
a51d4ed0 CW |
810 | { |
811 | .callback = intel_no_lvds_dmi_callback, | |
812 | .ident = "Gigabyte GA-D525TUD", | |
813 | .matches = { | |
814 | DMI_MATCH(DMI_BOARD_VENDOR, "Gigabyte Technology Co., Ltd."), | |
815 | DMI_MATCH(DMI_BOARD_NAME, "D525TUD"), | |
816 | }, | |
817 | }, | |
c31407a3 CW |
818 | { |
819 | .callback = intel_no_lvds_dmi_callback, | |
820 | .ident = "Supermicro X7SPA-H", | |
821 | .matches = { | |
822 | DMI_MATCH(DMI_SYS_VENDOR, "Supermicro"), | |
823 | DMI_MATCH(DMI_PRODUCT_NAME, "X7SPA-H"), | |
824 | }, | |
825 | }, | |
9e9dd0e8 CL |
826 | { |
827 | .callback = intel_no_lvds_dmi_callback, | |
828 | .ident = "Fujitsu Esprimo Q900", | |
829 | .matches = { | |
830 | DMI_MATCH(DMI_SYS_VENDOR, "FUJITSU"), | |
831 | DMI_MATCH(DMI_PRODUCT_NAME, "ESPRIMO Q900"), | |
832 | }, | |
833 | }, | |
645378d8 RP |
834 | { |
835 | .callback = intel_no_lvds_dmi_callback, | |
836 | .ident = "Intel D410PT", | |
837 | .matches = { | |
838 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
839 | DMI_MATCH(DMI_BOARD_NAME, "D410PT"), | |
840 | }, | |
841 | }, | |
842 | { | |
843 | .callback = intel_no_lvds_dmi_callback, | |
844 | .ident = "Intel D425KT", | |
845 | .matches = { | |
846 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
847 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D425KT"), | |
848 | }, | |
849 | }, | |
e5614f0c CW |
850 | { |
851 | .callback = intel_no_lvds_dmi_callback, | |
852 | .ident = "Intel D510MO", | |
853 | .matches = { | |
854 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
855 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D510MO"), | |
856 | }, | |
857 | }, | |
dcf6d294 JN |
858 | { |
859 | .callback = intel_no_lvds_dmi_callback, | |
860 | .ident = "Intel D525MW", | |
861 | .matches = { | |
862 | DMI_MATCH(DMI_BOARD_VENDOR, "Intel"), | |
863 | DMI_EXACT_MATCH(DMI_BOARD_NAME, "D525MW"), | |
864 | }, | |
865 | }, | |
425d244c JW |
866 | |
867 | { } /* terminating entry */ | |
868 | }; | |
79e53945 | 869 | |
1974cad0 DV |
870 | static int intel_dual_link_lvds_callback(const struct dmi_system_id *id) |
871 | { | |
872 | DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident); | |
873 | return 1; | |
874 | } | |
875 | ||
876 | static const struct dmi_system_id intel_dual_link_lvds[] = { | |
877 | { | |
878 | .callback = intel_dual_link_lvds_callback, | |
3916e3fd LW |
879 | .ident = "Apple MacBook Pro 15\" (2010)", |
880 | .matches = { | |
881 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
882 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro6,2"), | |
883 | }, | |
884 | }, | |
885 | { | |
886 | .callback = intel_dual_link_lvds_callback, | |
887 | .ident = "Apple MacBook Pro 15\" (2011)", | |
1974cad0 DV |
888 | .matches = { |
889 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
890 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"), | |
891 | }, | |
892 | }, | |
3916e3fd LW |
893 | { |
894 | .callback = intel_dual_link_lvds_callback, | |
895 | .ident = "Apple MacBook Pro 15\" (2012)", | |
896 | .matches = { | |
897 | DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."), | |
898 | DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro9,1"), | |
899 | }, | |
900 | }, | |
1974cad0 DV |
901 | { } /* terminating entry */ |
902 | }; | |
903 | ||
97a824e1 | 904 | struct intel_encoder *intel_get_lvds_encoder(struct drm_device *dev) |
13c7d870 | 905 | { |
97a824e1 | 906 | struct intel_encoder *intel_encoder; |
13c7d870 | 907 | |
97a824e1 ID |
908 | for_each_intel_encoder(dev, intel_encoder) |
909 | if (intel_encoder->type == INTEL_OUTPUT_LVDS) | |
910 | return intel_encoder; | |
13c7d870 | 911 | |
97a824e1 ID |
912 | return NULL; |
913 | } | |
914 | ||
915 | bool intel_is_dual_link_lvds(struct drm_device *dev) | |
916 | { | |
917 | struct intel_encoder *encoder = intel_get_lvds_encoder(dev); | |
13c7d870 | 918 | |
97a824e1 | 919 | return encoder && to_lvds_encoder(&encoder->base)->is_dual_link; |
13c7d870 DV |
920 | } |
921 | ||
7dec0606 | 922 | static bool compute_is_dual_link_lvds(struct intel_lvds_encoder *lvds_encoder) |
1974cad0 | 923 | { |
7dec0606 | 924 | struct drm_device *dev = lvds_encoder->base.base.dev; |
1974cad0 | 925 | unsigned int val; |
fac5e23e | 926 | struct drm_i915_private *dev_priv = to_i915(dev); |
1974cad0 DV |
927 | |
928 | /* use the module option value if specified */ | |
d330a953 JN |
929 | if (i915.lvds_channel_mode > 0) |
930 | return i915.lvds_channel_mode == 2; | |
1974cad0 | 931 | |
6f317cfe LW |
932 | /* single channel LVDS is limited to 112 MHz */ |
933 | if (lvds_encoder->attached_connector->base.panel.fixed_mode->clock | |
934 | > 112999) | |
935 | return true; | |
936 | ||
1974cad0 DV |
937 | if (dmi_check_system(intel_dual_link_lvds)) |
938 | return true; | |
939 | ||
13c7d870 DV |
940 | /* BIOS should set the proper LVDS register value at boot, but |
941 | * in reality, it doesn't set the value when the lid is closed; | |
942 | * we need to check "the value to be set" in VBT when LVDS | |
943 | * register is uninitialized. | |
944 | */ | |
7dec0606 | 945 | val = I915_READ(lvds_encoder->reg); |
13c7d870 | 946 | if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED))) |
41aa3448 | 947 | val = dev_priv->vbt.bios_lvds_val; |
13c7d870 | 948 | |
1974cad0 DV |
949 | return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP; |
950 | } | |
951 | ||
f3cfcba6 CW |
952 | static bool intel_lvds_supported(struct drm_device *dev) |
953 | { | |
954 | /* With the introduction of the PCH we gained a dedicated | |
955 | * LVDS presence pin, use it. */ | |
311e359c | 956 | if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) |
f3cfcba6 CW |
957 | return true; |
958 | ||
959 | /* Otherwise LVDS was only attached to mobile products, | |
960 | * except for the inglorious 830gm */ | |
311e359c PZ |
961 | if (INTEL_INFO(dev)->gen <= 4 && IS_MOBILE(dev) && !IS_I830(dev)) |
962 | return true; | |
963 | ||
964 | return false; | |
f3cfcba6 CW |
965 | } |
966 | ||
79e53945 JB |
967 | /** |
968 | * intel_lvds_init - setup LVDS connectors on this device | |
969 | * @dev: drm device | |
970 | * | |
971 | * Create the connector, register the LVDS DDC bus, and try to figure out what | |
972 | * modes we can display on the LVDS panel (if present). | |
973 | */ | |
c9093354 | 974 | void intel_lvds_init(struct drm_device *dev) |
79e53945 | 975 | { |
fac5e23e | 976 | struct drm_i915_private *dev_priv = to_i915(dev); |
29b99b48 | 977 | struct intel_lvds_encoder *lvds_encoder; |
21d40d37 | 978 | struct intel_encoder *intel_encoder; |
c7362c4d | 979 | struct intel_lvds_connector *lvds_connector; |
bb8a3560 | 980 | struct intel_connector *intel_connector; |
79e53945 JB |
981 | struct drm_connector *connector; |
982 | struct drm_encoder *encoder; | |
983 | struct drm_display_mode *scan; /* *modes, *bios_mode; */ | |
dd06f90e | 984 | struct drm_display_mode *fixed_mode = NULL; |
4b6ed685 | 985 | struct drm_display_mode *downclock_mode = NULL; |
9cd300e0 | 986 | struct edid *edid; |
79e53945 | 987 | struct drm_crtc *crtc; |
f0f59a00 | 988 | i915_reg_t lvds_reg; |
79e53945 | 989 | u32 lvds; |
270eea0f CW |
990 | int pipe; |
991 | u8 pin; | |
79e53945 | 992 | |
f3cfcba6 | 993 | if (!intel_lvds_supported(dev)) |
c9093354 | 994 | return; |
f3cfcba6 | 995 | |
425d244c JW |
996 | /* Skip init on machines we know falsely report LVDS */ |
997 | if (dmi_check_system(intel_no_lvds)) | |
c9093354 | 998 | return; |
565dcd46 | 999 | |
d0669d00 VS |
1000 | if (HAS_PCH_SPLIT(dev)) |
1001 | lvds_reg = PCH_LVDS; | |
1002 | else | |
1003 | lvds_reg = LVDS; | |
1004 | ||
1005 | lvds = I915_READ(lvds_reg); | |
1006 | ||
c619eed4 | 1007 | if (HAS_PCH_SPLIT(dev)) { |
d0669d00 | 1008 | if ((lvds & LVDS_DETECTED) == 0) |
c9093354 | 1009 | return; |
6aa23e65 | 1010 | if (dev_priv->vbt.edp.support) { |
28c97730 | 1011 | DRM_DEBUG_KMS("disable LVDS for eDP support\n"); |
c9093354 | 1012 | return; |
32f9d658 | 1013 | } |
541998a1 ZW |
1014 | } |
1015 | ||
eebaed64 | 1016 | pin = GMBUS_PIN_PANEL; |
5a69d13d | 1017 | if (!intel_bios_is_lvds_present(dev_priv, &pin)) { |
d0669d00 | 1018 | if ((lvds & LVDS_PORT_EN) == 0) { |
eebaed64 CW |
1019 | DRM_DEBUG_KMS("LVDS is not present in VBT\n"); |
1020 | return; | |
1021 | } | |
1022 | DRM_DEBUG_KMS("LVDS is not present in VBT, but enabled anyway\n"); | |
1023 | } | |
1024 | ||
b14c5679 | 1025 | lvds_encoder = kzalloc(sizeof(*lvds_encoder), GFP_KERNEL); |
29b99b48 | 1026 | if (!lvds_encoder) |
c9093354 | 1027 | return; |
79e53945 | 1028 | |
b14c5679 | 1029 | lvds_connector = kzalloc(sizeof(*lvds_connector), GFP_KERNEL); |
c7362c4d | 1030 | if (!lvds_connector) { |
29b99b48 | 1031 | kfree(lvds_encoder); |
c9093354 | 1032 | return; |
bb8a3560 ZW |
1033 | } |
1034 | ||
9bdbd0b9 ACO |
1035 | if (intel_connector_init(&lvds_connector->base) < 0) { |
1036 | kfree(lvds_connector); | |
1037 | kfree(lvds_encoder); | |
1038 | return; | |
1039 | } | |
1040 | ||
62165e0d JN |
1041 | lvds_encoder->attached_connector = lvds_connector; |
1042 | ||
29b99b48 | 1043 | intel_encoder = &lvds_encoder->base; |
4ef69c7a | 1044 | encoder = &intel_encoder->base; |
c7362c4d | 1045 | intel_connector = &lvds_connector->base; |
ea5b213a | 1046 | connector = &intel_connector->base; |
bb8a3560 | 1047 | drm_connector_init(dev, &intel_connector->base, &intel_lvds_connector_funcs, |
79e53945 JB |
1048 | DRM_MODE_CONNECTOR_LVDS); |
1049 | ||
4ef69c7a | 1050 | drm_encoder_init(dev, &intel_encoder->base, &intel_lvds_enc_funcs, |
580d8ed5 | 1051 | DRM_MODE_ENCODER_LVDS, "LVDS"); |
79e53945 | 1052 | |
c22834ec | 1053 | intel_encoder->enable = intel_enable_lvds; |
f6736a1a | 1054 | intel_encoder->pre_enable = intel_pre_enable_lvds; |
7ae89233 | 1055 | intel_encoder->compute_config = intel_lvds_compute_config; |
d26a5b6e VS |
1056 | if (HAS_PCH_SPLIT(dev_priv)) { |
1057 | intel_encoder->disable = pch_disable_lvds; | |
1058 | intel_encoder->post_disable = pch_post_disable_lvds; | |
1059 | } else { | |
1060 | intel_encoder->disable = gmch_disable_lvds; | |
1061 | } | |
b1dc332c | 1062 | intel_encoder->get_hw_state = intel_lvds_get_hw_state; |
045ac3b5 | 1063 | intel_encoder->get_config = intel_lvds_get_config; |
b1dc332c | 1064 | intel_connector->get_hw_state = intel_connector_get_hw_state; |
c22834ec | 1065 | |
df0e9248 | 1066 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
79e53945 | 1067 | |
03cdc1d4 PD |
1068 | intel_encoder->type = INTEL_OUTPUT_LVDS; |
1069 | intel_encoder->port = PORT_NONE; | |
bc079e8b | 1070 | intel_encoder->cloneable = 0; |
27f8227b JB |
1071 | if (HAS_PCH_SPLIT(dev)) |
1072 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
0b9f43a0 DV |
1073 | else if (IS_GEN4(dev)) |
1074 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
27f8227b JB |
1075 | else |
1076 | intel_encoder->crtc_mask = (1 << 1); | |
1077 | ||
79e53945 JB |
1078 | drm_connector_helper_add(connector, &intel_lvds_connector_helper_funcs); |
1079 | connector->display_info.subpixel_order = SubPixelHorizontalRGB; | |
1080 | connector->interlace_allowed = false; | |
1081 | connector->doublescan_allowed = false; | |
1082 | ||
d0669d00 | 1083 | lvds_encoder->reg = lvds_reg; |
7dec0606 | 1084 | |
3fbe18d6 ZY |
1085 | /* create the scaling mode property */ |
1086 | drm_mode_create_scaling_mode_property(dev); | |
662595df | 1087 | drm_object_attach_property(&connector->base, |
3fbe18d6 | 1088 | dev->mode_config.scaling_mode_property, |
dd1ea37d | 1089 | DRM_MODE_SCALE_ASPECT); |
4d891523 | 1090 | intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT; |
ed6143b8 ID |
1091 | |
1092 | intel_lvds_pps_get_hw_state(dev_priv, &lvds_encoder->init_pps); | |
1093 | lvds_encoder->init_lvds_val = lvds; | |
1094 | ||
79e53945 JB |
1095 | /* |
1096 | * LVDS discovery: | |
1097 | * 1) check for EDID on DDC | |
1098 | * 2) check for VBT data | |
1099 | * 3) check to see if LVDS is already on | |
1100 | * if none of the above, no panel | |
1101 | * 4) make sure lid is open | |
1102 | * if closed, act like it's not there for now | |
1103 | */ | |
1104 | ||
79e53945 JB |
1105 | /* |
1106 | * Attempt to get the fixed panel mode from DDC. Assume that the | |
1107 | * preferred mode is the right one. | |
1108 | */ | |
4da98541 | 1109 | mutex_lock(&dev->mode_config.mutex); |
4eddaeec LW |
1110 | if (vga_switcheroo_handler_flags() & VGA_SWITCHEROO_CAN_SWITCH_DDC) |
1111 | edid = drm_get_edid_switcheroo(connector, | |
1112 | intel_gmbus_get_adapter(dev_priv, pin)); | |
1113 | else | |
1114 | edid = drm_get_edid(connector, | |
1115 | intel_gmbus_get_adapter(dev_priv, pin)); | |
9cd300e0 JN |
1116 | if (edid) { |
1117 | if (drm_add_edid_modes(connector, edid)) { | |
3f8ff0e7 | 1118 | drm_mode_connector_update_edid_property(connector, |
9cd300e0 | 1119 | edid); |
3f8ff0e7 | 1120 | } else { |
9cd300e0 JN |
1121 | kfree(edid); |
1122 | edid = ERR_PTR(-EINVAL); | |
3f8ff0e7 | 1123 | } |
9cd300e0 JN |
1124 | } else { |
1125 | edid = ERR_PTR(-ENOENT); | |
3f8ff0e7 | 1126 | } |
9cd300e0 JN |
1127 | lvds_connector->base.edid = edid; |
1128 | ||
79e53945 | 1129 | list_for_each_entry(scan, &connector->probed_modes, head) { |
79e53945 | 1130 | if (scan->type & DRM_MODE_TYPE_PREFERRED) { |
6a9d51b7 CW |
1131 | DRM_DEBUG_KMS("using preferred mode from EDID: "); |
1132 | drm_mode_debug_printmodeline(scan); | |
1133 | ||
dd06f90e | 1134 | fixed_mode = drm_mode_duplicate(dev, scan); |
c329a4ec | 1135 | if (fixed_mode) |
6a9d51b7 | 1136 | goto out; |
79e53945 | 1137 | } |
79e53945 JB |
1138 | } |
1139 | ||
1140 | /* Failed to get EDID, what about VBT? */ | |
41aa3448 | 1141 | if (dev_priv->vbt.lfp_lvds_vbt_mode) { |
6a9d51b7 | 1142 | DRM_DEBUG_KMS("using mode from VBT: "); |
41aa3448 | 1143 | drm_mode_debug_printmodeline(dev_priv->vbt.lfp_lvds_vbt_mode); |
6a9d51b7 | 1144 | |
41aa3448 | 1145 | fixed_mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode); |
dd06f90e JN |
1146 | if (fixed_mode) { |
1147 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
df457245 VS |
1148 | connector->display_info.width_mm = fixed_mode->width_mm; |
1149 | connector->display_info.height_mm = fixed_mode->height_mm; | |
e285f3cd JB |
1150 | goto out; |
1151 | } | |
79e53945 JB |
1152 | } |
1153 | ||
1154 | /* | |
1155 | * If we didn't get EDID, try checking if the panel is already turned | |
1156 | * on. If so, assume that whatever is currently programmed is the | |
1157 | * correct mode. | |
1158 | */ | |
541998a1 | 1159 | |
f2b115e6 | 1160 | /* Ironlake: FIXME if still fail, not try pipe mode now */ |
c619eed4 | 1161 | if (HAS_PCH_SPLIT(dev)) |
541998a1 ZW |
1162 | goto failed; |
1163 | ||
79e53945 | 1164 | pipe = (lvds & LVDS_PIPEB_SELECT) ? 1 : 0; |
f875c15a | 1165 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
79e53945 JB |
1166 | |
1167 | if (crtc && (lvds & LVDS_PORT_EN)) { | |
dd06f90e JN |
1168 | fixed_mode = intel_crtc_mode_get(dev, crtc); |
1169 | if (fixed_mode) { | |
6a9d51b7 CW |
1170 | DRM_DEBUG_KMS("using current (BIOS) mode: "); |
1171 | drm_mode_debug_printmodeline(fixed_mode); | |
dd06f90e | 1172 | fixed_mode->type |= DRM_MODE_TYPE_PREFERRED; |
565dcd46 | 1173 | goto out; |
79e53945 JB |
1174 | } |
1175 | } | |
1176 | ||
1177 | /* If we still don't have a mode after all that, give up. */ | |
dd06f90e | 1178 | if (!fixed_mode) |
79e53945 JB |
1179 | goto failed; |
1180 | ||
79e53945 | 1181 | out: |
4da98541 DV |
1182 | mutex_unlock(&dev->mode_config.mutex); |
1183 | ||
6f317cfe | 1184 | intel_panel_init(&intel_connector->panel, fixed_mode, downclock_mode); |
fda9ee98 | 1185 | intel_panel_setup_backlight(connector, INVALID_PIPE); |
6f317cfe | 1186 | |
7dec0606 | 1187 | lvds_encoder->is_dual_link = compute_is_dual_link_lvds(lvds_encoder); |
13c7d870 DV |
1188 | DRM_DEBUG_KMS("detected %s-link lvds configuration\n", |
1189 | lvds_encoder->is_dual_link ? "dual" : "single"); | |
1190 | ||
af9b9c19 | 1191 | lvds_encoder->a3_power = lvds & LVDS_A3_POWER_MASK; |
1f835a77 | 1192 | |
db1740a0 JN |
1193 | lvds_connector->lid_notifier.notifier_call = intel_lid_notify; |
1194 | if (acpi_lid_notifier_register(&lvds_connector->lid_notifier)) { | |
28c97730 | 1195 | DRM_DEBUG_KMS("lid notifier registration failed\n"); |
db1740a0 | 1196 | lvds_connector->lid_notifier.notifier_call = NULL; |
c1c7af60 | 1197 | } |
aaa6fd2a | 1198 | |
c9093354 | 1199 | return; |
79e53945 JB |
1200 | |
1201 | failed: | |
4da98541 DV |
1202 | mutex_unlock(&dev->mode_config.mutex); |
1203 | ||
8a4c47f3 | 1204 | DRM_DEBUG_KMS("No LVDS modes found, disabling.\n"); |
79e53945 | 1205 | drm_connector_cleanup(connector); |
1991bdfa | 1206 | drm_encoder_cleanup(encoder); |
29b99b48 | 1207 | kfree(lvds_encoder); |
c7362c4d | 1208 | kfree(lvds_connector); |
c9093354 | 1209 | return; |
79e53945 | 1210 | } |