]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/intel_panel.c
drm/i915: Warn if trying to poke a VLV backlight on invalid pipe
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / intel_panel.c
CommitLineData
1d8e1c75
CW
1/*
2 * Copyright © 2006-2010 Intel Corporation
3 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 *
24 * Authors:
25 * Eric Anholt <eric@anholt.net>
26 * Dave Airlie <airlied@linux.ie>
27 * Jesse Barnes <jesse.barnes@intel.com>
28 * Chris Wilson <chris@chris-wilson.co.uk>
29 */
30
a70491cc
JP
31#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
32
7bd90909 33#include <linux/moduleparam.h>
1d8e1c75
CW
34#include "intel_drv.h"
35
36void
4c6df4b4 37intel_fixed_panel_mode(const struct drm_display_mode *fixed_mode,
1d8e1c75
CW
38 struct drm_display_mode *adjusted_mode)
39{
4c6df4b4 40 drm_mode_copy(adjusted_mode, fixed_mode);
a52690e4
ID
41
42 drm_mode_set_crtcinfo(adjusted_mode, 0);
1d8e1c75
CW
43}
44
525997e0
JN
45/**
46 * intel_find_panel_downclock - find the reduced downclock for LVDS in EDID
47 * @dev: drm device
48 * @fixed_mode : panel native mode
49 * @connector: LVDS/eDP connector
50 *
51 * Return downclock_avail
52 * Find the reduced downclock for LVDS/eDP in EDID.
53 */
54struct drm_display_mode *
55intel_find_panel_downclock(struct drm_device *dev,
56 struct drm_display_mode *fixed_mode,
57 struct drm_connector *connector)
58{
59 struct drm_display_mode *scan, *tmp_mode;
60 int temp_downclock;
61
62 temp_downclock = fixed_mode->clock;
63 tmp_mode = NULL;
64
65 list_for_each_entry(scan, &connector->probed_modes, head) {
66 /*
67 * If one mode has the same resolution with the fixed_panel
68 * mode while they have the different refresh rate, it means
69 * that the reduced downclock is found. In such
70 * case we can set the different FPx0/1 to dynamically select
71 * between low and high frequency.
72 */
73 if (scan->hdisplay == fixed_mode->hdisplay &&
74 scan->hsync_start == fixed_mode->hsync_start &&
75 scan->hsync_end == fixed_mode->hsync_end &&
76 scan->htotal == fixed_mode->htotal &&
77 scan->vdisplay == fixed_mode->vdisplay &&
78 scan->vsync_start == fixed_mode->vsync_start &&
79 scan->vsync_end == fixed_mode->vsync_end &&
80 scan->vtotal == fixed_mode->vtotal) {
81 if (scan->clock < temp_downclock) {
82 /*
83 * The downclock is already found. But we
84 * expect to find the lower downclock.
85 */
86 temp_downclock = scan->clock;
87 tmp_mode = scan;
88 }
89 }
90 }
91
92 if (temp_downclock < fixed_mode->clock)
93 return drm_mode_duplicate(dev, tmp_mode);
94 else
95 return NULL;
96}
97
1d8e1c75
CW
98/* adjusted_mode has been preset to be the panel's fixed mode */
99void
b074cec8
JB
100intel_pch_panel_fitting(struct intel_crtc *intel_crtc,
101 struct intel_crtc_config *pipe_config,
102 int fitting_mode)
1d8e1c75 103{
37327abd 104 struct drm_display_mode *adjusted_mode;
1d8e1c75
CW
105 int x, y, width, height;
106
b074cec8
JB
107 adjusted_mode = &pipe_config->adjusted_mode;
108
1d8e1c75
CW
109 x = y = width = height = 0;
110
111 /* Native modes don't need fitting */
37327abd
VS
112 if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
113 adjusted_mode->vdisplay == pipe_config->pipe_src_h)
1d8e1c75
CW
114 goto done;
115
116 switch (fitting_mode) {
117 case DRM_MODE_SCALE_CENTER:
37327abd
VS
118 width = pipe_config->pipe_src_w;
119 height = pipe_config->pipe_src_h;
1d8e1c75
CW
120 x = (adjusted_mode->hdisplay - width + 1)/2;
121 y = (adjusted_mode->vdisplay - height + 1)/2;
122 break;
123
124 case DRM_MODE_SCALE_ASPECT:
125 /* Scale but preserve the aspect ratio */
126 {
9084e7d2
DV
127 u32 scaled_width = adjusted_mode->hdisplay
128 * pipe_config->pipe_src_h;
129 u32 scaled_height = pipe_config->pipe_src_w
130 * adjusted_mode->vdisplay;
1d8e1c75 131 if (scaled_width > scaled_height) { /* pillar */
37327abd 132 width = scaled_height / pipe_config->pipe_src_h;
302983e9 133 if (width & 1)
0206e353 134 width++;
1d8e1c75
CW
135 x = (adjusted_mode->hdisplay - width + 1) / 2;
136 y = 0;
137 height = adjusted_mode->vdisplay;
138 } else if (scaled_width < scaled_height) { /* letter */
37327abd 139 height = scaled_width / pipe_config->pipe_src_w;
302983e9
AJ
140 if (height & 1)
141 height++;
1d8e1c75
CW
142 y = (adjusted_mode->vdisplay - height + 1) / 2;
143 x = 0;
144 width = adjusted_mode->hdisplay;
145 } else {
146 x = y = 0;
147 width = adjusted_mode->hdisplay;
148 height = adjusted_mode->vdisplay;
149 }
150 }
151 break;
152
1d8e1c75
CW
153 case DRM_MODE_SCALE_FULLSCREEN:
154 x = y = 0;
155 width = adjusted_mode->hdisplay;
156 height = adjusted_mode->vdisplay;
157 break;
ab3e67f4
JB
158
159 default:
160 WARN(1, "bad panel fit mode: %d\n", fitting_mode);
161 return;
1d8e1c75
CW
162 }
163
164done:
b074cec8
JB
165 pipe_config->pch_pfit.pos = (x << 16) | y;
166 pipe_config->pch_pfit.size = (width << 16) | height;
fd4daa9c 167 pipe_config->pch_pfit.enabled = pipe_config->pch_pfit.size != 0;
1d8e1c75 168}
a9573556 169
2dd24552
JB
170static void
171centre_horizontally(struct drm_display_mode *mode,
172 int width)
173{
174 u32 border, sync_pos, blank_width, sync_width;
175
176 /* keep the hsync and hblank widths constant */
177 sync_width = mode->crtc_hsync_end - mode->crtc_hsync_start;
178 blank_width = mode->crtc_hblank_end - mode->crtc_hblank_start;
179 sync_pos = (blank_width - sync_width + 1) / 2;
180
181 border = (mode->hdisplay - width + 1) / 2;
182 border += border & 1; /* make the border even */
183
184 mode->crtc_hdisplay = width;
185 mode->crtc_hblank_start = width + border;
186 mode->crtc_hblank_end = mode->crtc_hblank_start + blank_width;
187
188 mode->crtc_hsync_start = mode->crtc_hblank_start + sync_pos;
189 mode->crtc_hsync_end = mode->crtc_hsync_start + sync_width;
190}
191
192static void
193centre_vertically(struct drm_display_mode *mode,
194 int height)
195{
196 u32 border, sync_pos, blank_width, sync_width;
197
198 /* keep the vsync and vblank widths constant */
199 sync_width = mode->crtc_vsync_end - mode->crtc_vsync_start;
200 blank_width = mode->crtc_vblank_end - mode->crtc_vblank_start;
201 sync_pos = (blank_width - sync_width + 1) / 2;
202
203 border = (mode->vdisplay - height + 1) / 2;
204
205 mode->crtc_vdisplay = height;
206 mode->crtc_vblank_start = height + border;
207 mode->crtc_vblank_end = mode->crtc_vblank_start + blank_width;
208
209 mode->crtc_vsync_start = mode->crtc_vblank_start + sync_pos;
210 mode->crtc_vsync_end = mode->crtc_vsync_start + sync_width;
211}
212
213static inline u32 panel_fitter_scaling(u32 source, u32 target)
214{
215 /*
216 * Floating point operation is not supported. So the FACTOR
217 * is defined, which can avoid the floating point computation
218 * when calculating the panel ratio.
219 */
220#define ACCURACY 12
221#define FACTOR (1 << ACCURACY)
222 u32 ratio = source * FACTOR / target;
223 return (FACTOR * ratio + FACTOR/2) / FACTOR;
224}
225
9084e7d2
DV
226static void i965_scale_aspect(struct intel_crtc_config *pipe_config,
227 u32 *pfit_control)
228{
229 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
230 u32 scaled_width = adjusted_mode->hdisplay *
231 pipe_config->pipe_src_h;
232 u32 scaled_height = pipe_config->pipe_src_w *
233 adjusted_mode->vdisplay;
234
235 /* 965+ is easy, it does everything in hw */
236 if (scaled_width > scaled_height)
237 *pfit_control |= PFIT_ENABLE |
238 PFIT_SCALING_PILLAR;
239 else if (scaled_width < scaled_height)
240 *pfit_control |= PFIT_ENABLE |
241 PFIT_SCALING_LETTER;
242 else if (adjusted_mode->hdisplay != pipe_config->pipe_src_w)
243 *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO;
244}
245
246static void i9xx_scale_aspect(struct intel_crtc_config *pipe_config,
247 u32 *pfit_control, u32 *pfit_pgm_ratios,
248 u32 *border)
249{
250 struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode;
251 u32 scaled_width = adjusted_mode->hdisplay *
252 pipe_config->pipe_src_h;
253 u32 scaled_height = pipe_config->pipe_src_w *
254 adjusted_mode->vdisplay;
255 u32 bits;
256
257 /*
258 * For earlier chips we have to calculate the scaling
259 * ratio by hand and program it into the
260 * PFIT_PGM_RATIO register
261 */
262 if (scaled_width > scaled_height) { /* pillar */
263 centre_horizontally(adjusted_mode,
264 scaled_height /
265 pipe_config->pipe_src_h);
266
267 *border = LVDS_BORDER_ENABLE;
268 if (pipe_config->pipe_src_h != adjusted_mode->vdisplay) {
269 bits = panel_fitter_scaling(pipe_config->pipe_src_h,
270 adjusted_mode->vdisplay);
271
272 *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
273 bits << PFIT_VERT_SCALE_SHIFT);
274 *pfit_control |= (PFIT_ENABLE |
275 VERT_INTERP_BILINEAR |
276 HORIZ_INTERP_BILINEAR);
277 }
278 } else if (scaled_width < scaled_height) { /* letter */
279 centre_vertically(adjusted_mode,
280 scaled_width /
281 pipe_config->pipe_src_w);
282
283 *border = LVDS_BORDER_ENABLE;
284 if (pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
285 bits = panel_fitter_scaling(pipe_config->pipe_src_w,
286 adjusted_mode->hdisplay);
287
288 *pfit_pgm_ratios |= (bits << PFIT_HORIZ_SCALE_SHIFT |
289 bits << PFIT_VERT_SCALE_SHIFT);
290 *pfit_control |= (PFIT_ENABLE |
291 VERT_INTERP_BILINEAR |
292 HORIZ_INTERP_BILINEAR);
293 }
294 } else {
295 /* Aspects match, Let hw scale both directions */
296 *pfit_control |= (PFIT_ENABLE |
297 VERT_AUTO_SCALE | HORIZ_AUTO_SCALE |
298 VERT_INTERP_BILINEAR |
299 HORIZ_INTERP_BILINEAR);
300 }
301}
302
2dd24552
JB
303void intel_gmch_panel_fitting(struct intel_crtc *intel_crtc,
304 struct intel_crtc_config *pipe_config,
305 int fitting_mode)
306{
307 struct drm_device *dev = intel_crtc->base.dev;
2dd24552 308 u32 pfit_control = 0, pfit_pgm_ratios = 0, border = 0;
37327abd 309 struct drm_display_mode *adjusted_mode;
2dd24552 310
2dd24552
JB
311 adjusted_mode = &pipe_config->adjusted_mode;
312
313 /* Native modes don't need fitting */
37327abd
VS
314 if (adjusted_mode->hdisplay == pipe_config->pipe_src_w &&
315 adjusted_mode->vdisplay == pipe_config->pipe_src_h)
2dd24552
JB
316 goto out;
317
318 switch (fitting_mode) {
319 case DRM_MODE_SCALE_CENTER:
320 /*
321 * For centered modes, we have to calculate border widths &
322 * heights and modify the values programmed into the CRTC.
323 */
37327abd
VS
324 centre_horizontally(adjusted_mode, pipe_config->pipe_src_w);
325 centre_vertically(adjusted_mode, pipe_config->pipe_src_h);
2dd24552
JB
326 border = LVDS_BORDER_ENABLE;
327 break;
328 case DRM_MODE_SCALE_ASPECT:
329 /* Scale but preserve the aspect ratio */
9084e7d2
DV
330 if (INTEL_INFO(dev)->gen >= 4)
331 i965_scale_aspect(pipe_config, &pfit_control);
332 else
333 i9xx_scale_aspect(pipe_config, &pfit_control,
334 &pfit_pgm_ratios, &border);
2dd24552 335 break;
2dd24552
JB
336 case DRM_MODE_SCALE_FULLSCREEN:
337 /*
338 * Full scaling, even if it changes the aspect ratio.
339 * Fortunately this is all done for us in hw.
340 */
37327abd
VS
341 if (pipe_config->pipe_src_h != adjusted_mode->vdisplay ||
342 pipe_config->pipe_src_w != adjusted_mode->hdisplay) {
2dd24552
JB
343 pfit_control |= PFIT_ENABLE;
344 if (INTEL_INFO(dev)->gen >= 4)
345 pfit_control |= PFIT_SCALING_AUTO;
346 else
347 pfit_control |= (VERT_AUTO_SCALE |
348 VERT_INTERP_BILINEAR |
349 HORIZ_AUTO_SCALE |
350 HORIZ_INTERP_BILINEAR);
351 }
352 break;
ab3e67f4
JB
353 default:
354 WARN(1, "bad panel fit mode: %d\n", fitting_mode);
355 return;
2dd24552
JB
356 }
357
358 /* 965+ wants fuzzy fitting */
359 /* FIXME: handle multiple panels by failing gracefully */
360 if (INTEL_INFO(dev)->gen >= 4)
361 pfit_control |= ((intel_crtc->pipe << PFIT_PIPE_SHIFT) |
362 PFIT_FILTER_FUZZY);
363
364out:
365 if ((pfit_control & PFIT_ENABLE) == 0) {
366 pfit_control = 0;
367 pfit_pgm_ratios = 0;
368 }
369
6b89cdde
DV
370 /* Make sure pre-965 set dither correctly for 18bpp panels. */
371 if (INTEL_INFO(dev)->gen < 4 && pipe_config->pipe_bpp == 18)
372 pfit_control |= PANEL_8TO6_DITHER_ENABLE;
373
2deefda5
DV
374 pipe_config->gmch_pfit.control = pfit_control;
375 pipe_config->gmch_pfit.pgm_ratios = pfit_pgm_ratios;
68fc8742 376 pipe_config->gmch_pfit.lvds_border_bits = border;
2dd24552
JB
377}
378
525997e0
JN
379enum drm_connector_status
380intel_panel_detect(struct drm_device *dev)
381{
382 struct drm_i915_private *dev_priv = dev->dev_private;
383
384 /* Assume that the BIOS does not lie through the OpRegion... */
385 if (!i915.panel_ignore_lid && dev_priv->opregion.lid_state) {
386 return ioread32(dev_priv->opregion.lid_state) & 0x1 ?
387 connector_status_connected :
388 connector_status_disconnected;
389 }
390
391 switch (i915.panel_ignore_lid) {
392 case -2:
393 return connector_status_connected;
394 case -1:
395 return connector_status_disconnected;
396 default:
397 return connector_status_unknown;
398 }
399}
400
6dda730e
JN
401/**
402 * scale - scale values from one range to another
403 *
404 * @source_val: value in range [@source_min..@source_max]
405 *
406 * Return @source_val in range [@source_min..@source_max] scaled to range
407 * [@target_min..@target_max].
408 */
409static uint32_t scale(uint32_t source_val,
410 uint32_t source_min, uint32_t source_max,
411 uint32_t target_min, uint32_t target_max)
412{
413 uint64_t target_val;
414
415 WARN_ON(source_min > source_max);
416 WARN_ON(target_min > target_max);
417
418 /* defensive */
419 source_val = clamp(source_val, source_min, source_max);
420
421 /* avoid overflows */
673e7bbd
AE
422 target_val = DIV_ROUND_CLOSEST_ULL((uint64_t)(source_val - source_min) *
423 (target_max - target_min), source_max - source_min);
6dda730e
JN
424 target_val += target_min;
425
426 return target_val;
427}
428
429/* Scale user_level in range [0..user_max] to [hw_min..hw_max]. */
430static inline u32 scale_user_to_hw(struct intel_connector *connector,
431 u32 user_level, u32 user_max)
432{
433 struct intel_panel *panel = &connector->panel;
434
435 return scale(user_level, 0, user_max,
436 panel->backlight.min, panel->backlight.max);
437}
438
439/* Scale user_level in range [0..user_max] to [0..hw_max], clamping the result
440 * to [hw_min..hw_max]. */
441static inline u32 clamp_user_to_hw(struct intel_connector *connector,
442 u32 user_level, u32 user_max)
443{
444 struct intel_panel *panel = &connector->panel;
445 u32 hw_level;
446
447 hw_level = scale(user_level, 0, user_max, 0, panel->backlight.max);
448 hw_level = clamp(hw_level, panel->backlight.min, panel->backlight.max);
449
450 return hw_level;
451}
452
453/* Scale hw_level in range [hw_min..hw_max] to [0..user_max]. */
454static inline u32 scale_hw_to_user(struct intel_connector *connector,
455 u32 hw_level, u32 user_max)
456{
457 struct intel_panel *panel = &connector->panel;
458
459 return scale(hw_level, panel->backlight.min, panel->backlight.max,
460 0, user_max);
461}
462
7bd688cd
JN
463static u32 intel_panel_compute_brightness(struct intel_connector *connector,
464 u32 val)
7bd90909 465{
7bd688cd 466 struct drm_device *dev = connector->base.dev;
4dca20ef 467 struct drm_i915_private *dev_priv = dev->dev_private;
f91c15e0
JN
468 struct intel_panel *panel = &connector->panel;
469
470 WARN_ON(panel->backlight.max == 0);
4dca20ef 471
d330a953 472 if (i915.invert_brightness < 0)
4dca20ef
CE
473 return val;
474
d330a953 475 if (i915.invert_brightness > 0 ||
d6540632 476 dev_priv->quirks & QUIRK_INVERT_BRIGHTNESS) {
f91c15e0 477 return panel->backlight.max - val;
d6540632 478 }
7bd90909
CE
479
480 return val;
481}
482
96ab4c70 483static u32 bdw_get_backlight(struct intel_connector *connector)
0b0b053a 484{
96ab4c70 485 struct drm_device *dev = connector->base.dev;
bfd7590d 486 struct drm_i915_private *dev_priv = dev->dev_private;
0b0b053a 487
96ab4c70
DV
488 return I915_READ(BLC_PWM_PCH_CTL2) & BACKLIGHT_DUTY_CYCLE_MASK;
489}
07bf139b 490
7bd688cd 491static u32 pch_get_backlight(struct intel_connector *connector)
a9573556 492{
7bd688cd 493 struct drm_device *dev = connector->base.dev;
a9573556 494 struct drm_i915_private *dev_priv = dev->dev_private;
8ba2d185 495
7bd688cd
JN
496 return I915_READ(BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
497}
a9573556 498
7bd688cd
JN
499static u32 i9xx_get_backlight(struct intel_connector *connector)
500{
501 struct drm_device *dev = connector->base.dev;
502 struct drm_i915_private *dev_priv = dev->dev_private;
636baebf 503 struct intel_panel *panel = &connector->panel;
7bd688cd 504 u32 val;
07bf139b 505
7bd688cd
JN
506 val = I915_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK;
507 if (INTEL_INFO(dev)->gen < 4)
508 val >>= 1;
ba3820ad 509
636baebf 510 if (panel->backlight.combination_mode) {
7bd688cd 511 u8 lbpc;
ba3820ad 512
7bd688cd
JN
513 pci_read_config_byte(dev->pdev, PCI_LBPC, &lbpc);
514 val *= lbpc;
a9573556
CW
515 }
516
7bd688cd
JN
517 return val;
518}
519
520static u32 _vlv_get_backlight(struct drm_device *dev, enum pipe pipe)
521{
522 struct drm_i915_private *dev_priv = dev->dev_private;
523
23ec0a88
VS
524 if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
525 return 0;
526
7bd688cd
JN
527 return I915_READ(VLV_BLC_PWM_CTL(pipe)) & BACKLIGHT_DUTY_CYCLE_MASK;
528}
529
530static u32 vlv_get_backlight(struct intel_connector *connector)
531{
532 struct drm_device *dev = connector->base.dev;
533 enum pipe pipe = intel_get_pipe_from_connector(connector);
534
535 return _vlv_get_backlight(dev, pipe);
536}
537
538static u32 intel_panel_get_backlight(struct intel_connector *connector)
539{
540 struct drm_device *dev = connector->base.dev;
541 struct drm_i915_private *dev_priv = dev->dev_private;
542 u32 val;
7bd688cd 543
07f11d49 544 mutex_lock(&dev_priv->backlight_lock);
7bd688cd
JN
545
546 val = dev_priv->display.get_backlight(connector);
547 val = intel_panel_compute_brightness(connector, val);
8ba2d185 548
07f11d49 549 mutex_unlock(&dev_priv->backlight_lock);
8ba2d185 550
a9573556
CW
551 DRM_DEBUG_DRIVER("get backlight PWM = %d\n", val);
552 return val;
553}
554
96ab4c70 555static void bdw_set_backlight(struct intel_connector *connector, u32 level)
f8e10062 556{
96ab4c70 557 struct drm_device *dev = connector->base.dev;
f8e10062
BW
558 struct drm_i915_private *dev_priv = dev->dev_private;
559 u32 val = I915_READ(BLC_PWM_PCH_CTL2) & ~BACKLIGHT_DUTY_CYCLE_MASK;
560 I915_WRITE(BLC_PWM_PCH_CTL2, val | level);
561}
562
7bd688cd 563static void pch_set_backlight(struct intel_connector *connector, u32 level)
a9573556 564{
7bd688cd 565 struct drm_device *dev = connector->base.dev;
a9573556 566 struct drm_i915_private *dev_priv = dev->dev_private;
7bd688cd
JN
567 u32 tmp;
568
569 tmp = I915_READ(BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK;
570 I915_WRITE(BLC_PWM_CPU_CTL, tmp | level);
a9573556
CW
571}
572
7bd688cd 573static void i9xx_set_backlight(struct intel_connector *connector, u32 level)
a9573556 574{
7bd688cd 575 struct drm_device *dev = connector->base.dev;
a9573556 576 struct drm_i915_private *dev_priv = dev->dev_private;
f91c15e0 577 struct intel_panel *panel = &connector->panel;
b329b328 578 u32 tmp, mask;
ba3820ad 579
f91c15e0
JN
580 WARN_ON(panel->backlight.max == 0);
581
636baebf 582 if (panel->backlight.combination_mode) {
ba3820ad
TI
583 u8 lbpc;
584
f91c15e0 585 lbpc = level * 0xfe / panel->backlight.max + 1;
ba3820ad
TI
586 level /= lbpc;
587 pci_write_config_byte(dev->pdev, PCI_LBPC, lbpc);
588 }
589
b329b328
JN
590 if (IS_GEN4(dev)) {
591 mask = BACKLIGHT_DUTY_CYCLE_MASK;
592 } else {
a9573556 593 level <<= 1;
b329b328
JN
594 mask = BACKLIGHT_DUTY_CYCLE_MASK_PNV;
595 }
7bd688cd 596
b329b328 597 tmp = I915_READ(BLC_PWM_CTL) & ~mask;
7bd688cd
JN
598 I915_WRITE(BLC_PWM_CTL, tmp | level);
599}
600
601static void vlv_set_backlight(struct intel_connector *connector, u32 level)
602{
603 struct drm_device *dev = connector->base.dev;
604 struct drm_i915_private *dev_priv = dev->dev_private;
605 enum pipe pipe = intel_get_pipe_from_connector(connector);
606 u32 tmp;
607
23ec0a88
VS
608 if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
609 return;
610
7bd688cd
JN
611 tmp = I915_READ(VLV_BLC_PWM_CTL(pipe)) & ~BACKLIGHT_DUTY_CYCLE_MASK;
612 I915_WRITE(VLV_BLC_PWM_CTL(pipe), tmp | level);
613}
614
615static void
616intel_panel_actually_set_backlight(struct intel_connector *connector, u32 level)
617{
618 struct drm_device *dev = connector->base.dev;
619 struct drm_i915_private *dev_priv = dev->dev_private;
620
621 DRM_DEBUG_DRIVER("set backlight PWM = %d\n", level);
622
623 level = intel_panel_compute_brightness(connector, level);
624 dev_priv->display.set_backlight(connector, level);
a9573556 625}
47356eb6 626
6dda730e
JN
627/* set backlight brightness to level in range [0..max], scaling wrt hw min */
628static void intel_panel_set_backlight(struct intel_connector *connector,
629 u32 user_level, u32 user_max)
47356eb6 630{
752aa88a 631 struct drm_device *dev = connector->base.dev;
47356eb6 632 struct drm_i915_private *dev_priv = dev->dev_private;
58c68779 633 struct intel_panel *panel = &connector->panel;
752aa88a 634 enum pipe pipe = intel_get_pipe_from_connector(connector);
6dda730e 635 u32 hw_level;
8ba2d185 636
dc5a4363 637 if (!panel->backlight.present || pipe == INVALID_PIPE)
752aa88a
JB
638 return;
639
07f11d49 640 mutex_lock(&dev_priv->backlight_lock);
d6540632 641
f91c15e0 642 WARN_ON(panel->backlight.max == 0);
d6540632 643
6dda730e
JN
644 hw_level = scale_user_to_hw(connector, user_level, user_max);
645 panel->backlight.level = hw_level;
646
647 if (panel->backlight.enabled)
648 intel_panel_actually_set_backlight(connector, hw_level);
649
07f11d49 650 mutex_unlock(&dev_priv->backlight_lock);
6dda730e
JN
651}
652
653/* set backlight brightness to level in range [0..max], assuming hw min is
654 * respected.
655 */
656void intel_panel_set_backlight_acpi(struct intel_connector *connector,
657 u32 user_level, u32 user_max)
658{
659 struct drm_device *dev = connector->base.dev;
660 struct drm_i915_private *dev_priv = dev->dev_private;
661 struct intel_panel *panel = &connector->panel;
662 enum pipe pipe = intel_get_pipe_from_connector(connector);
663 u32 hw_level;
6dda730e
JN
664
665 if (!panel->backlight.present || pipe == INVALID_PIPE)
666 return;
667
07f11d49 668 mutex_lock(&dev_priv->backlight_lock);
6dda730e
JN
669
670 WARN_ON(panel->backlight.max == 0);
671
672 hw_level = clamp_user_to_hw(connector, user_level, user_max);
673 panel->backlight.level = hw_level;
47356eb6 674
58c68779 675 if (panel->backlight.device)
6dda730e
JN
676 panel->backlight.device->props.brightness =
677 scale_hw_to_user(connector,
678 panel->backlight.level,
679 panel->backlight.device->props.max_brightness);
b6b3ba5b 680
58c68779 681 if (panel->backlight.enabled)
6dda730e 682 intel_panel_actually_set_backlight(connector, hw_level);
f91c15e0 683
07f11d49 684 mutex_unlock(&dev_priv->backlight_lock);
f52c619a
TI
685}
686
7bd688cd
JN
687static void pch_disable_backlight(struct intel_connector *connector)
688{
689 struct drm_device *dev = connector->base.dev;
690 struct drm_i915_private *dev_priv = dev->dev_private;
691 u32 tmp;
692
3bd712e5
JN
693 intel_panel_actually_set_backlight(connector, 0);
694
7bd688cd
JN
695 tmp = I915_READ(BLC_PWM_CPU_CTL2);
696 I915_WRITE(BLC_PWM_CPU_CTL2, tmp & ~BLM_PWM_ENABLE);
697
698 tmp = I915_READ(BLC_PWM_PCH_CTL1);
699 I915_WRITE(BLC_PWM_PCH_CTL1, tmp & ~BLM_PCH_PWM_ENABLE);
700}
701
3bd712e5
JN
702static void i9xx_disable_backlight(struct intel_connector *connector)
703{
704 intel_panel_actually_set_backlight(connector, 0);
705}
706
7bd688cd
JN
707static void i965_disable_backlight(struct intel_connector *connector)
708{
709 struct drm_device *dev = connector->base.dev;
710 struct drm_i915_private *dev_priv = dev->dev_private;
711 u32 tmp;
712
3bd712e5
JN
713 intel_panel_actually_set_backlight(connector, 0);
714
7bd688cd
JN
715 tmp = I915_READ(BLC_PWM_CTL2);
716 I915_WRITE(BLC_PWM_CTL2, tmp & ~BLM_PWM_ENABLE);
717}
718
719static void vlv_disable_backlight(struct intel_connector *connector)
720{
721 struct drm_device *dev = connector->base.dev;
722 struct drm_i915_private *dev_priv = dev->dev_private;
723 enum pipe pipe = intel_get_pipe_from_connector(connector);
724 u32 tmp;
725
23ec0a88
VS
726 if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
727 return;
728
3bd712e5
JN
729 intel_panel_actually_set_backlight(connector, 0);
730
7bd688cd
JN
731 tmp = I915_READ(VLV_BLC_PWM_CTL2(pipe));
732 I915_WRITE(VLV_BLC_PWM_CTL2(pipe), tmp & ~BLM_PWM_ENABLE);
733}
734
752aa88a 735void intel_panel_disable_backlight(struct intel_connector *connector)
f52c619a 736{
752aa88a 737 struct drm_device *dev = connector->base.dev;
f52c619a 738 struct drm_i915_private *dev_priv = dev->dev_private;
58c68779 739 struct intel_panel *panel = &connector->panel;
752aa88a 740 enum pipe pipe = intel_get_pipe_from_connector(connector);
8ba2d185 741
dc5a4363 742 if (!panel->backlight.present || pipe == INVALID_PIPE)
752aa88a
JB
743 return;
744
3f577573
JN
745 /*
746 * Do not disable backlight on the vgaswitcheroo path. When switching
747 * away from i915, the other client may depend on i915 to handle the
748 * backlight. This will leave the backlight on unnecessarily when
749 * another client is not activated.
750 */
751 if (dev->switch_power_state == DRM_SWITCH_POWER_CHANGING) {
752 DRM_DEBUG_DRIVER("Skipping backlight disable on vga switch\n");
753 return;
754 }
755
07f11d49 756 mutex_lock(&dev_priv->backlight_lock);
47356eb6 757
ab656bb9
JN
758 if (panel->backlight.device)
759 panel->backlight.device->props.power = FB_BLANK_POWERDOWN;
58c68779 760 panel->backlight.enabled = false;
3bd712e5 761 dev_priv->display.disable_backlight(connector);
24ded204 762
07f11d49 763 mutex_unlock(&dev_priv->backlight_lock);
7bd688cd 764}
24ded204 765
96ab4c70
DV
766static void bdw_enable_backlight(struct intel_connector *connector)
767{
768 struct drm_device *dev = connector->base.dev;
769 struct drm_i915_private *dev_priv = dev->dev_private;
770 struct intel_panel *panel = &connector->panel;
771 u32 pch_ctl1, pch_ctl2;
772
773 pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
774 if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
775 DRM_DEBUG_KMS("pch backlight already enabled\n");
776 pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
777 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
778 }
24ded204 779
96ab4c70
DV
780 pch_ctl2 = panel->backlight.max << 16;
781 I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
a4f32fc3 782
96ab4c70
DV
783 pch_ctl1 = 0;
784 if (panel->backlight.active_low_pwm)
785 pch_ctl1 |= BLM_PCH_POLARITY;
8ba2d185 786
e6b2627c
JN
787 /* After LPT, override is the default. */
788 if (HAS_PCH_LPT(dev_priv))
789 pch_ctl1 |= BLM_PCH_OVERRIDE_ENABLE;
96ab4c70
DV
790
791 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
792 POSTING_READ(BLC_PWM_PCH_CTL1);
793 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
794
795 /* This won't stick until the above enable. */
796 intel_panel_actually_set_backlight(connector, panel->backlight.level);
47356eb6
CW
797}
798
7bd688cd
JN
799static void pch_enable_backlight(struct intel_connector *connector)
800{
801 struct drm_device *dev = connector->base.dev;
802 struct drm_i915_private *dev_priv = dev->dev_private;
3bd712e5 803 struct intel_panel *panel = &connector->panel;
7bd688cd
JN
804 enum pipe pipe = intel_get_pipe_from_connector(connector);
805 enum transcoder cpu_transcoder =
806 intel_pipe_to_cpu_transcoder(dev_priv, pipe);
b35684b8 807 u32 cpu_ctl2, pch_ctl1, pch_ctl2;
7bd688cd 808
b35684b8
JN
809 cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
810 if (cpu_ctl2 & BLM_PWM_ENABLE) {
813008cd 811 DRM_DEBUG_KMS("cpu backlight already enabled\n");
b35684b8
JN
812 cpu_ctl2 &= ~BLM_PWM_ENABLE;
813 I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
814 }
7bd688cd 815
b35684b8
JN
816 pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
817 if (pch_ctl1 & BLM_PCH_PWM_ENABLE) {
818 DRM_DEBUG_KMS("pch backlight already enabled\n");
819 pch_ctl1 &= ~BLM_PCH_PWM_ENABLE;
820 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
821 }
7bd688cd
JN
822
823 if (cpu_transcoder == TRANSCODER_EDP)
b35684b8 824 cpu_ctl2 = BLM_TRANSCODER_EDP;
7bd688cd 825 else
b35684b8
JN
826 cpu_ctl2 = BLM_PIPE(cpu_transcoder);
827 I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2);
7bd688cd 828 POSTING_READ(BLC_PWM_CPU_CTL2);
b35684b8 829 I915_WRITE(BLC_PWM_CPU_CTL2, cpu_ctl2 | BLM_PWM_ENABLE);
3bd712e5 830
b35684b8 831 /* This won't stick until the above enable. */
3bd712e5 832 intel_panel_actually_set_backlight(connector, panel->backlight.level);
b35684b8
JN
833
834 pch_ctl2 = panel->backlight.max << 16;
835 I915_WRITE(BLC_PWM_PCH_CTL2, pch_ctl2);
836
b35684b8
JN
837 pch_ctl1 = 0;
838 if (panel->backlight.active_low_pwm)
839 pch_ctl1 |= BLM_PCH_POLARITY;
96ab4c70 840
b35684b8
JN
841 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1);
842 POSTING_READ(BLC_PWM_PCH_CTL1);
843 I915_WRITE(BLC_PWM_PCH_CTL1, pch_ctl1 | BLM_PCH_PWM_ENABLE);
3bd712e5
JN
844}
845
846static void i9xx_enable_backlight(struct intel_connector *connector)
847{
b35684b8
JN
848 struct drm_device *dev = connector->base.dev;
849 struct drm_i915_private *dev_priv = dev->dev_private;
3bd712e5 850 struct intel_panel *panel = &connector->panel;
b35684b8
JN
851 u32 ctl, freq;
852
853 ctl = I915_READ(BLC_PWM_CTL);
854 if (ctl & BACKLIGHT_DUTY_CYCLE_MASK_PNV) {
813008cd 855 DRM_DEBUG_KMS("backlight already enabled\n");
b35684b8
JN
856 I915_WRITE(BLC_PWM_CTL, 0);
857 }
3bd712e5 858
b35684b8
JN
859 freq = panel->backlight.max;
860 if (panel->backlight.combination_mode)
861 freq /= 0xff;
862
863 ctl = freq << 17;
b6ab66aa 864 if (panel->backlight.combination_mode)
b35684b8
JN
865 ctl |= BLM_LEGACY_MODE;
866 if (IS_PINEVIEW(dev) && panel->backlight.active_low_pwm)
867 ctl |= BLM_POLARITY_PNV;
868
869 I915_WRITE(BLC_PWM_CTL, ctl);
870 POSTING_READ(BLC_PWM_CTL);
871
872 /* XXX: combine this into above write? */
3bd712e5 873 intel_panel_actually_set_backlight(connector, panel->backlight.level);
7bd688cd 874}
8ba2d185 875
7bd688cd
JN
876static void i965_enable_backlight(struct intel_connector *connector)
877{
878 struct drm_device *dev = connector->base.dev;
879 struct drm_i915_private *dev_priv = dev->dev_private;
3bd712e5 880 struct intel_panel *panel = &connector->panel;
7bd688cd 881 enum pipe pipe = intel_get_pipe_from_connector(connector);
b35684b8 882 u32 ctl, ctl2, freq;
7bd688cd 883
b35684b8
JN
884 ctl2 = I915_READ(BLC_PWM_CTL2);
885 if (ctl2 & BLM_PWM_ENABLE) {
813008cd 886 DRM_DEBUG_KMS("backlight already enabled\n");
b35684b8
JN
887 ctl2 &= ~BLM_PWM_ENABLE;
888 I915_WRITE(BLC_PWM_CTL2, ctl2);
889 }
7bd688cd 890
b35684b8
JN
891 freq = panel->backlight.max;
892 if (panel->backlight.combination_mode)
893 freq /= 0xff;
7bd688cd 894
b35684b8
JN
895 ctl = freq << 16;
896 I915_WRITE(BLC_PWM_CTL, ctl);
3bd712e5 897
b35684b8
JN
898 ctl2 = BLM_PIPE(pipe);
899 if (panel->backlight.combination_mode)
900 ctl2 |= BLM_COMBINATION_MODE;
901 if (panel->backlight.active_low_pwm)
902 ctl2 |= BLM_POLARITY_I965;
903 I915_WRITE(BLC_PWM_CTL2, ctl2);
904 POSTING_READ(BLC_PWM_CTL2);
905 I915_WRITE(BLC_PWM_CTL2, ctl2 | BLM_PWM_ENABLE);
2e7eeeb5
JN
906
907 intel_panel_actually_set_backlight(connector, panel->backlight.level);
7bd688cd
JN
908}
909
910static void vlv_enable_backlight(struct intel_connector *connector)
911{
912 struct drm_device *dev = connector->base.dev;
913 struct drm_i915_private *dev_priv = dev->dev_private;
3bd712e5 914 struct intel_panel *panel = &connector->panel;
7bd688cd 915 enum pipe pipe = intel_get_pipe_from_connector(connector);
b35684b8 916 u32 ctl, ctl2;
7bd688cd 917
23ec0a88
VS
918 if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
919 return;
920
b35684b8
JN
921 ctl2 = I915_READ(VLV_BLC_PWM_CTL2(pipe));
922 if (ctl2 & BLM_PWM_ENABLE) {
813008cd 923 DRM_DEBUG_KMS("backlight already enabled\n");
b35684b8
JN
924 ctl2 &= ~BLM_PWM_ENABLE;
925 I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
926 }
7bd688cd 927
b35684b8
JN
928 ctl = panel->backlight.max << 16;
929 I915_WRITE(VLV_BLC_PWM_CTL(pipe), ctl);
7bd688cd 930
b35684b8
JN
931 /* XXX: combine this into above write? */
932 intel_panel_actually_set_backlight(connector, panel->backlight.level);
7bd688cd 933
b35684b8
JN
934 ctl2 = 0;
935 if (panel->backlight.active_low_pwm)
936 ctl2 |= BLM_POLARITY_I965;
937 I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2);
7bd688cd 938 POSTING_READ(VLV_BLC_PWM_CTL2(pipe));
b35684b8 939 I915_WRITE(VLV_BLC_PWM_CTL2(pipe), ctl2 | BLM_PWM_ENABLE);
47356eb6
CW
940}
941
752aa88a 942void intel_panel_enable_backlight(struct intel_connector *connector)
47356eb6 943{
752aa88a 944 struct drm_device *dev = connector->base.dev;
47356eb6 945 struct drm_i915_private *dev_priv = dev->dev_private;
58c68779 946 struct intel_panel *panel = &connector->panel;
752aa88a 947 enum pipe pipe = intel_get_pipe_from_connector(connector);
8ba2d185 948
dc5a4363 949 if (!panel->backlight.present || pipe == INVALID_PIPE)
752aa88a
JB
950 return;
951
6f2bcceb 952 DRM_DEBUG_KMS("pipe %c\n", pipe_name(pipe));
540b5d02 953
07f11d49 954 mutex_lock(&dev_priv->backlight_lock);
47356eb6 955
f91c15e0
JN
956 WARN_ON(panel->backlight.max == 0);
957
58c68779 958 if (panel->backlight.level == 0) {
f91c15e0 959 panel->backlight.level = panel->backlight.max;
58c68779
JN
960 if (panel->backlight.device)
961 panel->backlight.device->props.brightness =
6dda730e
JN
962 scale_hw_to_user(connector,
963 panel->backlight.level,
964 panel->backlight.device->props.max_brightness);
b6b3ba5b 965 }
47356eb6 966
3bd712e5 967 dev_priv->display.enable_backlight(connector);
58c68779 968 panel->backlight.enabled = true;
ab656bb9
JN
969 if (panel->backlight.device)
970 panel->backlight.device->props.power = FB_BLANK_UNBLANK;
8ba2d185 971
07f11d49 972 mutex_unlock(&dev_priv->backlight_lock);
47356eb6
CW
973}
974
912e8b12 975#if IS_ENABLED(CONFIG_BACKLIGHT_CLASS_DEVICE)
db31af1d 976static int intel_backlight_device_update_status(struct backlight_device *bd)
aaa6fd2a 977{
752aa88a 978 struct intel_connector *connector = bl_get_data(bd);
ab656bb9 979 struct intel_panel *panel = &connector->panel;
752aa88a
JB
980 struct drm_device *dev = connector->base.dev;
981
51fd371b 982 drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
540b5d02
CW
983 DRM_DEBUG_KMS("updating intel_backlight, brightness=%d/%d\n",
984 bd->props.brightness, bd->props.max_brightness);
752aa88a 985 intel_panel_set_backlight(connector, bd->props.brightness,
d6540632 986 bd->props.max_brightness);
ab656bb9
JN
987
988 /*
989 * Allow flipping bl_power as a sub-state of enabled. Sadly the
990 * backlight class device does not make it easy to to differentiate
991 * between callbacks for brightness and bl_power, so our backlight_power
992 * callback needs to take this into account.
993 */
994 if (panel->backlight.enabled) {
995 if (panel->backlight_power) {
e6755fb7
JN
996 bool enable = bd->props.power == FB_BLANK_UNBLANK &&
997 bd->props.brightness != 0;
ab656bb9
JN
998 panel->backlight_power(connector, enable);
999 }
1000 } else {
1001 bd->props.power = FB_BLANK_POWERDOWN;
1002 }
1003
51fd371b 1004 drm_modeset_unlock(&dev->mode_config.connection_mutex);
aaa6fd2a
MG
1005 return 0;
1006}
1007
db31af1d 1008static int intel_backlight_device_get_brightness(struct backlight_device *bd)
aaa6fd2a 1009{
752aa88a
JB
1010 struct intel_connector *connector = bl_get_data(bd);
1011 struct drm_device *dev = connector->base.dev;
c8c8fb33 1012 struct drm_i915_private *dev_priv = dev->dev_private;
6dda730e 1013 u32 hw_level;
7bd688cd 1014 int ret;
752aa88a 1015
c8c8fb33 1016 intel_runtime_pm_get(dev_priv);
51fd371b 1017 drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
6dda730e
JN
1018
1019 hw_level = intel_panel_get_backlight(connector);
1020 ret = scale_hw_to_user(connector, hw_level, bd->props.max_brightness);
1021
51fd371b 1022 drm_modeset_unlock(&dev->mode_config.connection_mutex);
c8c8fb33 1023 intel_runtime_pm_put(dev_priv);
752aa88a 1024
7bd688cd 1025 return ret;
aaa6fd2a
MG
1026}
1027
db31af1d
JN
1028static const struct backlight_ops intel_backlight_device_ops = {
1029 .update_status = intel_backlight_device_update_status,
1030 .get_brightness = intel_backlight_device_get_brightness,
aaa6fd2a
MG
1031};
1032
db31af1d 1033static int intel_backlight_device_register(struct intel_connector *connector)
aaa6fd2a 1034{
58c68779 1035 struct intel_panel *panel = &connector->panel;
aaa6fd2a 1036 struct backlight_properties props;
aaa6fd2a 1037
58c68779 1038 if (WARN_ON(panel->backlight.device))
dc652f90
JN
1039 return -ENODEV;
1040
6dda730e 1041 WARN_ON(panel->backlight.max == 0);
7bd688cd 1042
af437cfd 1043 memset(&props, 0, sizeof(props));
aaa6fd2a 1044 props.type = BACKLIGHT_RAW;
6dda730e
JN
1045
1046 /*
1047 * Note: Everything should work even if the backlight device max
1048 * presented to the userspace is arbitrarily chosen.
1049 */
7bd688cd 1050 props.max_brightness = panel->backlight.max;
6dda730e
JN
1051 props.brightness = scale_hw_to_user(connector,
1052 panel->backlight.level,
1053 props.max_brightness);
58c68779 1054
ab656bb9
JN
1055 if (panel->backlight.enabled)
1056 props.power = FB_BLANK_UNBLANK;
1057 else
1058 props.power = FB_BLANK_POWERDOWN;
1059
58c68779
JN
1060 /*
1061 * Note: using the same name independent of the connector prevents
1062 * registration of multiple backlight devices in the driver.
1063 */
1064 panel->backlight.device =
aaa6fd2a 1065 backlight_device_register("intel_backlight",
db31af1d
JN
1066 connector->base.kdev,
1067 connector,
1068 &intel_backlight_device_ops, &props);
aaa6fd2a 1069
58c68779 1070 if (IS_ERR(panel->backlight.device)) {
aaa6fd2a 1071 DRM_ERROR("Failed to register backlight: %ld\n",
58c68779
JN
1072 PTR_ERR(panel->backlight.device));
1073 panel->backlight.device = NULL;
aaa6fd2a
MG
1074 return -ENODEV;
1075 }
aaa6fd2a
MG
1076 return 0;
1077}
1078
db31af1d 1079static void intel_backlight_device_unregister(struct intel_connector *connector)
aaa6fd2a 1080{
58c68779
JN
1081 struct intel_panel *panel = &connector->panel;
1082
1083 if (panel->backlight.device) {
1084 backlight_device_unregister(panel->backlight.device);
1085 panel->backlight.device = NULL;
dc652f90 1086 }
aaa6fd2a 1087}
db31af1d
JN
1088#else /* CONFIG_BACKLIGHT_CLASS_DEVICE */
1089static int intel_backlight_device_register(struct intel_connector *connector)
1090{
1091 return 0;
1092}
1093static void intel_backlight_device_unregister(struct intel_connector *connector)
1094{
1095}
1096#endif /* CONFIG_BACKLIGHT_CLASS_DEVICE */
1097
f91c15e0
JN
1098/*
1099 * Note: The setup hooks can't assume pipe is set!
1100 *
1101 * XXX: Query mode clock or hardware clock and program PWM modulation frequency
1102 * appropriately when it's 0. Use VBT and/or sane defaults.
1103 */
6dda730e
JN
1104static u32 get_backlight_min_vbt(struct intel_connector *connector)
1105{
1106 struct drm_device *dev = connector->base.dev;
1107 struct drm_i915_private *dev_priv = dev->dev_private;
1108 struct intel_panel *panel = &connector->panel;
1109
1110 WARN_ON(panel->backlight.max == 0);
1111
1112 /* vbt value is a coefficient in range [0..255] */
1113 return scale(dev_priv->vbt.backlight.min_brightness, 0, 255,
1114 0, panel->backlight.max);
1115}
1116
96ab4c70 1117static int bdw_setup_backlight(struct intel_connector *connector)
aaa6fd2a 1118{
96ab4c70 1119 struct drm_device *dev = connector->base.dev;
aaa6fd2a 1120 struct drm_i915_private *dev_priv = dev->dev_private;
96ab4c70
DV
1121 struct intel_panel *panel = &connector->panel;
1122 u32 pch_ctl1, pch_ctl2, val;
1123
1124 pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
1125 panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
1126
1127 pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
1128 panel->backlight.max = pch_ctl2 >> 16;
1129 if (!panel->backlight.max)
1130 return -ENODEV;
1131
6dda730e
JN
1132 panel->backlight.min = get_backlight_min_vbt(connector);
1133
96ab4c70
DV
1134 val = bdw_get_backlight(connector);
1135 panel->backlight.level = intel_panel_compute_brightness(connector, val);
1136
1137 panel->backlight.enabled = (pch_ctl1 & BLM_PCH_PWM_ENABLE) &&
1138 panel->backlight.level != 0;
1139
1140 return 0;
1141}
1142
7bd688cd
JN
1143static int pch_setup_backlight(struct intel_connector *connector)
1144{
636baebf
JN
1145 struct drm_device *dev = connector->base.dev;
1146 struct drm_i915_private *dev_priv = dev->dev_private;
7bd688cd 1147 struct intel_panel *panel = &connector->panel;
636baebf 1148 u32 cpu_ctl2, pch_ctl1, pch_ctl2, val;
7bd688cd 1149
636baebf
JN
1150 pch_ctl1 = I915_READ(BLC_PWM_PCH_CTL1);
1151 panel->backlight.active_low_pwm = pch_ctl1 & BLM_PCH_POLARITY;
1152
1153 pch_ctl2 = I915_READ(BLC_PWM_PCH_CTL2);
1154 panel->backlight.max = pch_ctl2 >> 16;
7bd688cd
JN
1155 if (!panel->backlight.max)
1156 return -ENODEV;
1157
6dda730e
JN
1158 panel->backlight.min = get_backlight_min_vbt(connector);
1159
7bd688cd
JN
1160 val = pch_get_backlight(connector);
1161 panel->backlight.level = intel_panel_compute_brightness(connector, val);
1162
636baebf
JN
1163 cpu_ctl2 = I915_READ(BLC_PWM_CPU_CTL2);
1164 panel->backlight.enabled = (cpu_ctl2 & BLM_PWM_ENABLE) &&
1165 (pch_ctl1 & BLM_PCH_PWM_ENABLE) && panel->backlight.level != 0;
1166
7bd688cd
JN
1167 return 0;
1168}
1169
1170static int i9xx_setup_backlight(struct intel_connector *connector)
1171{
636baebf
JN
1172 struct drm_device *dev = connector->base.dev;
1173 struct drm_i915_private *dev_priv = dev->dev_private;
7bd688cd 1174 struct intel_panel *panel = &connector->panel;
636baebf
JN
1175 u32 ctl, val;
1176
1177 ctl = I915_READ(BLC_PWM_CTL);
1178
b6ab66aa 1179 if (IS_GEN2(dev) || IS_I915GM(dev) || IS_I945GM(dev))
636baebf
JN
1180 panel->backlight.combination_mode = ctl & BLM_LEGACY_MODE;
1181
1182 if (IS_PINEVIEW(dev))
1183 panel->backlight.active_low_pwm = ctl & BLM_POLARITY_PNV;
1184
1185 panel->backlight.max = ctl >> 17;
1186 if (panel->backlight.combination_mode)
1187 panel->backlight.max *= 0xff;
7bd688cd 1188
7bd688cd
JN
1189 if (!panel->backlight.max)
1190 return -ENODEV;
1191
6dda730e
JN
1192 panel->backlight.min = get_backlight_min_vbt(connector);
1193
7bd688cd
JN
1194 val = i9xx_get_backlight(connector);
1195 panel->backlight.level = intel_panel_compute_brightness(connector, val);
1196
636baebf
JN
1197 panel->backlight.enabled = panel->backlight.level != 0;
1198
7bd688cd
JN
1199 return 0;
1200}
1201
1202static int i965_setup_backlight(struct intel_connector *connector)
1203{
636baebf
JN
1204 struct drm_device *dev = connector->base.dev;
1205 struct drm_i915_private *dev_priv = dev->dev_private;
7bd688cd 1206 struct intel_panel *panel = &connector->panel;
636baebf
JN
1207 u32 ctl, ctl2, val;
1208
1209 ctl2 = I915_READ(BLC_PWM_CTL2);
1210 panel->backlight.combination_mode = ctl2 & BLM_COMBINATION_MODE;
1211 panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
1212
1213 ctl = I915_READ(BLC_PWM_CTL);
1214 panel->backlight.max = ctl >> 16;
1215 if (panel->backlight.combination_mode)
1216 panel->backlight.max *= 0xff;
7bd688cd 1217
7bd688cd
JN
1218 if (!panel->backlight.max)
1219 return -ENODEV;
1220
6dda730e
JN
1221 panel->backlight.min = get_backlight_min_vbt(connector);
1222
7bd688cd
JN
1223 val = i9xx_get_backlight(connector);
1224 panel->backlight.level = intel_panel_compute_brightness(connector, val);
1225
636baebf
JN
1226 panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
1227 panel->backlight.level != 0;
1228
7bd688cd
JN
1229 return 0;
1230}
1231
1232static int vlv_setup_backlight(struct intel_connector *connector)
1233{
1234 struct drm_device *dev = connector->base.dev;
1235 struct drm_i915_private *dev_priv = dev->dev_private;
1236 struct intel_panel *panel = &connector->panel;
1237 enum pipe pipe;
636baebf 1238 u32 ctl, ctl2, val;
7bd688cd 1239
055e393f 1240 for_each_pipe(dev_priv, pipe) {
7bd688cd
JN
1241 u32 cur_val = I915_READ(VLV_BLC_PWM_CTL(pipe));
1242
1243 /* Skip if the modulation freq is already set */
1244 if (cur_val & ~BACKLIGHT_DUTY_CYCLE_MASK)
1245 continue;
1246
1247 cur_val &= BACKLIGHT_DUTY_CYCLE_MASK;
1248 I915_WRITE(VLV_BLC_PWM_CTL(pipe), (0xf42 << 16) |
1249 cur_val);
1250 }
1251
636baebf
JN
1252 ctl2 = I915_READ(VLV_BLC_PWM_CTL2(PIPE_A));
1253 panel->backlight.active_low_pwm = ctl2 & BLM_POLARITY_I965;
1254
1255 ctl = I915_READ(VLV_BLC_PWM_CTL(PIPE_A));
1256 panel->backlight.max = ctl >> 16;
7bd688cd
JN
1257 if (!panel->backlight.max)
1258 return -ENODEV;
1259
6dda730e
JN
1260 panel->backlight.min = get_backlight_min_vbt(connector);
1261
7bd688cd
JN
1262 val = _vlv_get_backlight(dev, PIPE_A);
1263 panel->backlight.level = intel_panel_compute_brightness(connector, val);
1264
636baebf
JN
1265 panel->backlight.enabled = (ctl2 & BLM_PWM_ENABLE) &&
1266 panel->backlight.level != 0;
1267
7bd688cd
JN
1268 return 0;
1269}
1270
0657b6b1 1271int intel_panel_setup_backlight(struct drm_connector *connector)
aaa6fd2a 1272{
db31af1d 1273 struct drm_device *dev = connector->dev;
7bd688cd 1274 struct drm_i915_private *dev_priv = dev->dev_private;
db31af1d 1275 struct intel_connector *intel_connector = to_intel_connector(connector);
58c68779 1276 struct intel_panel *panel = &intel_connector->panel;
7bd688cd 1277 int ret;
db31af1d 1278
c675949e 1279 if (!dev_priv->vbt.backlight.present) {
9c72cc6f
SD
1280 if (dev_priv->quirks & QUIRK_BACKLIGHT_PRESENT) {
1281 DRM_DEBUG_KMS("no backlight present per VBT, but present per quirk\n");
1282 } else {
1283 DRM_DEBUG_KMS("no backlight present per VBT\n");
1284 return 0;
1285 }
c675949e
JN
1286 }
1287
7bd688cd 1288 /* set level and max in panel struct */
07f11d49 1289 mutex_lock(&dev_priv->backlight_lock);
7bd688cd 1290 ret = dev_priv->display.setup_backlight(intel_connector);
07f11d49 1291 mutex_unlock(&dev_priv->backlight_lock);
7bd688cd
JN
1292
1293 if (ret) {
1294 DRM_DEBUG_KMS("failed to setup backlight for connector %s\n",
c23cc417 1295 connector->name);
7bd688cd
JN
1296 return ret;
1297 }
db31af1d 1298
db31af1d
JN
1299 intel_backlight_device_register(intel_connector);
1300
c91c9f32
JN
1301 panel->backlight.present = true;
1302
c445b3b1
JN
1303 DRM_DEBUG_KMS("backlight initialized, %s, brightness %u/%u, "
1304 "sysfs interface %sregistered\n",
1305 panel->backlight.enabled ? "enabled" : "disabled",
1306 panel->backlight.level, panel->backlight.max,
1307 panel->backlight.device ? "" : "not ");
1308
aaa6fd2a
MG
1309 return 0;
1310}
1311
db31af1d 1312void intel_panel_destroy_backlight(struct drm_connector *connector)
aaa6fd2a 1313{
db31af1d 1314 struct intel_connector *intel_connector = to_intel_connector(connector);
c91c9f32 1315 struct intel_panel *panel = &intel_connector->panel;
db31af1d 1316
c91c9f32 1317 panel->backlight.present = false;
db31af1d 1318 intel_backlight_device_unregister(intel_connector);
aaa6fd2a 1319}
1d508706 1320
7bd688cd
JN
1321/* Set up chip specific backlight functions */
1322void intel_panel_init_backlight_funcs(struct drm_device *dev)
1323{
1324 struct drm_i915_private *dev_priv = dev->dev_private;
1325
7879a7eb 1326 if (IS_BROADWELL(dev) || (INTEL_INFO(dev)->gen >= 9)) {
96ab4c70
DV
1327 dev_priv->display.setup_backlight = bdw_setup_backlight;
1328 dev_priv->display.enable_backlight = bdw_enable_backlight;
1329 dev_priv->display.disable_backlight = pch_disable_backlight;
1330 dev_priv->display.set_backlight = bdw_set_backlight;
1331 dev_priv->display.get_backlight = bdw_get_backlight;
1332 } else if (HAS_PCH_SPLIT(dev)) {
7bd688cd
JN
1333 dev_priv->display.setup_backlight = pch_setup_backlight;
1334 dev_priv->display.enable_backlight = pch_enable_backlight;
1335 dev_priv->display.disable_backlight = pch_disable_backlight;
1336 dev_priv->display.set_backlight = pch_set_backlight;
1337 dev_priv->display.get_backlight = pch_get_backlight;
7bd688cd
JN
1338 } else if (IS_VALLEYVIEW(dev)) {
1339 dev_priv->display.setup_backlight = vlv_setup_backlight;
1340 dev_priv->display.enable_backlight = vlv_enable_backlight;
1341 dev_priv->display.disable_backlight = vlv_disable_backlight;
1342 dev_priv->display.set_backlight = vlv_set_backlight;
1343 dev_priv->display.get_backlight = vlv_get_backlight;
7bd688cd
JN
1344 } else if (IS_GEN4(dev)) {
1345 dev_priv->display.setup_backlight = i965_setup_backlight;
1346 dev_priv->display.enable_backlight = i965_enable_backlight;
1347 dev_priv->display.disable_backlight = i965_disable_backlight;
1348 dev_priv->display.set_backlight = i9xx_set_backlight;
1349 dev_priv->display.get_backlight = i9xx_get_backlight;
7bd688cd
JN
1350 } else {
1351 dev_priv->display.setup_backlight = i9xx_setup_backlight;
3bd712e5
JN
1352 dev_priv->display.enable_backlight = i9xx_enable_backlight;
1353 dev_priv->display.disable_backlight = i9xx_disable_backlight;
7bd688cd
JN
1354 dev_priv->display.set_backlight = i9xx_set_backlight;
1355 dev_priv->display.get_backlight = i9xx_get_backlight;
7bd688cd
JN
1356 }
1357}
1358
dd06f90e 1359int intel_panel_init(struct intel_panel *panel,
4b6ed685
VK
1360 struct drm_display_mode *fixed_mode,
1361 struct drm_display_mode *downclock_mode)
1d508706 1362{
dd06f90e 1363 panel->fixed_mode = fixed_mode;
4b6ed685 1364 panel->downclock_mode = downclock_mode;
dd06f90e 1365
1d508706
JN
1366 return 0;
1367}
1368
1369void intel_panel_fini(struct intel_panel *panel)
1370{
dd06f90e
JN
1371 struct intel_connector *intel_connector =
1372 container_of(panel, struct intel_connector, panel);
1373
1374 if (panel->fixed_mode)
1375 drm_mode_destroy(intel_connector->base.dev, panel->fixed_mode);
ec9ed197
VK
1376
1377 if (panel->downclock_mode)
1378 drm_mode_destroy(intel_connector->base.dev,
1379 panel->downclock_mode);
1d508706 1380}