]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/intel_pm.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915/gen9: Use a bitmask to track dirty pipe watermarks
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / intel_pm.c
CommitLineData
85208be0
ED		 1/*
2 * Copyright © 2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 *
26 */
27
2b4e57bd 28#include <linux/cpufreq.h>
85208be0
ED		 29#include "i915_drv.h"
30#include "intel_drv.h"
eb48eb00
DV		 31#include "../../../platform/x86/intel_ips.h"
32#include <linux/module.h>
85208be0 33
dc39fff7 34/**
18afd443
JN		 35 * DOC: RC6
36 *
dc39fff7
BW		 37 * RC6 is a special power stage which allows the GPU to enter an very
38 * low-voltage mode when idle, using down to 0V while at this stage. This
39 * stage is entered automatically when the GPU is idle when RC6 support is
40 * enabled, and as soon as new workload arises GPU wakes up automatically as well.
41 *
42 * There are different RC6 modes available in Intel GPU, which differentiate
43 * among each other with the latency required to enter and leave RC6 and
44 * voltage consumed by the GPU in different states.
45 *
46 * The combination of the following flags define which states GPU is allowed
47 * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
48 * RC6pp is deepest RC6. Their support by hardware varies according to the
49 * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
50 * which brings the most power savings; deeper states save more power, but
51 * require higher latency to switch to and wake up.
52 */
53#define INTEL_RC6_ENABLE (1<<0)
54#define INTEL_RC6p_ENABLE (1<<1)
55#define INTEL_RC6pp_ENABLE (1<<2)
56
a82abe43
ID		 57static void bxt_init_clock_gating(struct drm_device *dev)
58{
32608ca2
ID		 59 struct drm_i915_private *dev_priv = dev->dev_private;
60
a7546159
NH		 61 /* WaDisableSDEUnitClockGating:bxt */
62 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
63 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
64
32608ca2
ID		 65 /*
66 * FIXME:
868434c5 67 * GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ applies on 3x6 GT SKUs only.
32608ca2 68 */
32608ca2 69 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
868434c5 70 GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ);
d965e7ac
ID		 71
72 /*
73 * Wa: Backlight PWM may stop in the asserted state, causing backlight
74 * to stay fully on.
75 */
76 if (IS_BXT_REVID(dev_priv, BXT_REVID_B0, REVID_FOREVER))
77 I915_WRITE(GEN9_CLKGATE_DIS_0, I915_READ(GEN9_CLKGATE_DIS_0) |
78 PWM1_GATING_DIS | PWM2_GATING_DIS);
a82abe43
ID		 79}
80
c921aba8
DV		 81static void i915_pineview_get_mem_freq(struct drm_device *dev)
82{
50227e1c 83 struct drm_i915_private *dev_priv = dev->dev_private;
c921aba8
DV		 84 u32 tmp;
85
86 tmp = I915_READ(CLKCFG);
87
88 switch (tmp & CLKCFG_FSB_MASK) {
89 case CLKCFG_FSB_533:
90 dev_priv->fsb_freq = 533; /* 133*4 */
91 break;
92 case CLKCFG_FSB_800:
93 dev_priv->fsb_freq = 800; /* 200*4 */
94 break;
95 case CLKCFG_FSB_667:
96 dev_priv->fsb_freq = 667; /* 167*4 */
97 break;
98 case CLKCFG_FSB_400:
99 dev_priv->fsb_freq = 400; /* 100*4 */
100 break;
101 }
102
103 switch (tmp & CLKCFG_MEM_MASK) {
104 case CLKCFG_MEM_533:
105 dev_priv->mem_freq = 533;
106 break;
107 case CLKCFG_MEM_667:
108 dev_priv->mem_freq = 667;
109 break;
110 case CLKCFG_MEM_800:
111 dev_priv->mem_freq = 800;
112 break;
113 }
114
115 /* detect pineview DDR3 setting */
116 tmp = I915_READ(CSHRDDR3CTL);
117 dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0;
118}
119
120static void i915_ironlake_get_mem_freq(struct drm_device *dev)
121{
50227e1c 122 struct drm_i915_private *dev_priv = dev->dev_private;
c921aba8
DV		 123 u16 ddrpll, csipll;
124
125 ddrpll = I915_READ16(DDRMPLL1);
126 csipll = I915_READ16(CSIPLL0);
127
128 switch (ddrpll & 0xff) {
129 case 0xc:
130 dev_priv->mem_freq = 800;
131 break;
132 case 0x10:
133 dev_priv->mem_freq = 1066;
134 break;
135 case 0x14:
136 dev_priv->mem_freq = 1333;
137 break;
138 case 0x18:
139 dev_priv->mem_freq = 1600;
140 break;
141 default:
142 DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n",
143 ddrpll & 0xff);
144 dev_priv->mem_freq = 0;
145 break;
146 }
147
20e4d407 148 dev_priv->ips.r_t = dev_priv->mem_freq;
c921aba8
DV		 149
150 switch (csipll & 0x3ff) {
151 case 0x00c:
152 dev_priv->fsb_freq = 3200;
153 break;
154 case 0x00e:
155 dev_priv->fsb_freq = 3733;
156 break;
157 case 0x010:
158 dev_priv->fsb_freq = 4266;
159 break;
160 case 0x012:
161 dev_priv->fsb_freq = 4800;
162 break;
163 case 0x014:
164 dev_priv->fsb_freq = 5333;
165 break;
166 case 0x016:
167 dev_priv->fsb_freq = 5866;
168 break;
169 case 0x018:
170 dev_priv->fsb_freq = 6400;
171 break;
172 default:
173 DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n",
174 csipll & 0x3ff);
175 dev_priv->fsb_freq = 0;
176 break;
177 }
178
179 if (dev_priv->fsb_freq == 3200) {
20e4d407 180 dev_priv->ips.c_m = 0;
c921aba8 181 } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) {
20e4d407 182 dev_priv->ips.c_m = 1;
c921aba8 183 } else {
20e4d407 184 dev_priv->ips.c_m = 2;
c921aba8
DV		 185 }
186}
187
b445e3b0
ED		 188static const struct cxsr_latency cxsr_latency_table[] = {
189 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
190 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */
191 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */
192 {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */
193 {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */
194
195 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
196 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */
197 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */
198 {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */
199 {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */
200
201 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
202 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
203 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
204 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
205 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
206
207 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
208 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */
209 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */
210 {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */
211 {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */
212
213 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
214 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */
215 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */
216 {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */
217 {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */
218
219 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
220 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */
221 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
222 {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */
223 {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */
224};
225
63c62275 226static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,
b445e3b0
ED		 227 int is_ddr3,
228 int fsb,
229 int mem)
230{
231 const struct cxsr_latency *latency;
232 int i;
233
234 if (fsb == 0 || mem == 0)
235 return NULL;
236
237 for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
238 latency = &cxsr_latency_table[i];
239 if (is_desktop == latency->is_desktop &&
240 is_ddr3 == latency->is_ddr3 &&
241 fsb == latency->fsb_freq && mem == latency->mem_freq)
242 return latency;
243 }
244
245 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
246
247 return NULL;
248}
249
fc1ac8de
VS		 250static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable)
251{
252 u32 val;
253
254 mutex_lock(&dev_priv->rps.hw_lock);
255
256 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
257 if (enable)
258 val &= ~FORCE_DDR_HIGH_FREQ;
259 else
260 val |= FORCE_DDR_HIGH_FREQ;
261 val &= ~FORCE_DDR_LOW_FREQ;
262 val |= FORCE_DDR_FREQ_REQ_ACK;
263 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
264
265 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
266 FORCE_DDR_FREQ_REQ_ACK) == 0, 3))
267 DRM_ERROR("timed out waiting for Punit DDR DVFS request\n");
268
269 mutex_unlock(&dev_priv->rps.hw_lock);
270}
271
cfb41411
VS		 272static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable)
273{
274 u32 val;
275
276 mutex_lock(&dev_priv->rps.hw_lock);
277
278 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
279 if (enable)
280 val |= DSP_MAXFIFO_PM5_ENABLE;
281 else
282 val &= ~DSP_MAXFIFO_PM5_ENABLE;
283 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
284
285 mutex_unlock(&dev_priv->rps.hw_lock);
286}
287
f4998963
VS		 288#define FW_WM(value, plane) \
289 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK)
290
5209b1f4 291void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, bool enable)
b445e3b0 292{
5209b1f4
ID		 293 struct drm_device *dev = dev_priv->dev;
294 u32 val;
b445e3b0 295
666a4537 296 if (IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev)) {
5209b1f4 297 I915_WRITE(FW_BLC_SELF_VLV, enable ? FW_CSPWRDWNEN : 0);
a7a6c498 298 POSTING_READ(FW_BLC_SELF_VLV);
852eb00d 299 dev_priv->wm.vlv.cxsr = enable;
5209b1f4
ID		 300 } else if (IS_G4X(dev) || IS_CRESTLINE(dev)) {
301 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0);
a7a6c498 302 POSTING_READ(FW_BLC_SELF);
5209b1f4
ID		 303 } else if (IS_PINEVIEW(dev)) {
304 val = I915_READ(DSPFW3) & ~PINEVIEW_SELF_REFRESH_EN;
305 val |= enable ? PINEVIEW_SELF_REFRESH_EN : 0;
306 I915_WRITE(DSPFW3, val);
a7a6c498 307 POSTING_READ(DSPFW3);
5209b1f4
ID		 308 } else if (IS_I945G(dev) || IS_I945GM(dev)) {
309 val = enable ? _MASKED_BIT_ENABLE(FW_BLC_SELF_EN) :
310 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN);
311 I915_WRITE(FW_BLC_SELF, val);
a7a6c498 312 POSTING_READ(FW_BLC_SELF);
5209b1f4
ID		 313 } else if (IS_I915GM(dev)) {
314 val = enable ? _MASKED_BIT_ENABLE(INSTPM_SELF_EN) :
315 _MASKED_BIT_DISABLE(INSTPM_SELF_EN);
316 I915_WRITE(INSTPM, val);
a7a6c498 317 POSTING_READ(INSTPM);
5209b1f4
ID		 318 } else {
319 return;
320 }
b445e3b0 321
5209b1f4
ID		 322 DRM_DEBUG_KMS("memory self-refresh is %s\n",
323 enable ? "enabled" : "disabled");
b445e3b0
ED		 324}
325
fc1ac8de 326
b445e3b0
ED		 327/*
328 * Latency for FIFO fetches is dependent on several factors:
329 * - memory configuration (speed, channels)
330 * - chipset
331 * - current MCH state
332 * It can be fairly high in some situations, so here we assume a fairly
333 * pessimal value. It's a tradeoff between extra memory fetches (if we
334 * set this value too high, the FIFO will fetch frequently to stay full)
335 * and power consumption (set it too low to save power and we might see
336 * FIFO underruns and display "flicker").
337 *
338 * A value of 5us seems to be a good balance; safe for very low end
339 * platforms but not overly aggressive on lower latency configs.
340 */
5aef6003 341static const int pessimal_latency_ns = 5000;
b445e3b0 342
b5004720
VS		 343#define VLV_FIFO_START(dsparb, dsparb2, lo_shift, hi_shift) \
344 ((((dsparb) >> (lo_shift)) & 0xff) | ((((dsparb2) >> (hi_shift)) & 0x1) << 8))
345
346static int vlv_get_fifo_size(struct drm_device *dev,
347 enum pipe pipe, int plane)
348{
349 struct drm_i915_private *dev_priv = dev->dev_private;
350 int sprite0_start, sprite1_start, size;
351
352 switch (pipe) {
353 uint32_t dsparb, dsparb2, dsparb3;
354 case PIPE_A:
355 dsparb = I915_READ(DSPARB);
356 dsparb2 = I915_READ(DSPARB2);
357 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 0, 0);
358 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 8, 4);
359 break;
360 case PIPE_B:
361 dsparb = I915_READ(DSPARB);
362 dsparb2 = I915_READ(DSPARB2);
363 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 16, 8);
364 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 24, 12);
365 break;
366 case PIPE_C:
367 dsparb2 = I915_READ(DSPARB2);
368 dsparb3 = I915_READ(DSPARB3);
369 sprite0_start = VLV_FIFO_START(dsparb3, dsparb2, 0, 16);
370 sprite1_start = VLV_FIFO_START(dsparb3, dsparb2, 8, 20);
371 break;
372 default:
373 return 0;
374 }
375
376 switch (plane) {
377 case 0:
378 size = sprite0_start;
379 break;
380 case 1:
381 size = sprite1_start - sprite0_start;
382 break;
383 case 2:
384 size = 512 - 1 - sprite1_start;
385 break;
386 default:
387 return 0;
388 }
389
390 DRM_DEBUG_KMS("Pipe %c %s %c FIFO size: %d\n",
391 pipe_name(pipe), plane == 0 ? "primary" : "sprite",
392 plane == 0 ? plane_name(pipe) : sprite_name(pipe, plane - 1),
393 size);
394
395 return size;
396}
397
1fa61106 398static int i9xx_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 399{
400 struct drm_i915_private *dev_priv = dev->dev_private;
401 uint32_t dsparb = I915_READ(DSPARB);
402 int size;
403
404 size = dsparb & 0x7f;
405 if (plane)
406 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
407
408 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
409 plane ? "B" : "A", size);
410
411 return size;
412}
413
feb56b93 414static int i830_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 415{
416 struct drm_i915_private *dev_priv = dev->dev_private;
417 uint32_t dsparb = I915_READ(DSPARB);
418 int size;
419
420 size = dsparb & 0x1ff;
421 if (plane)
422 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
423 size >>= 1; /* Convert to cachelines */
424
425 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
426 plane ? "B" : "A", size);
427
428 return size;
429}
430
1fa61106 431static int i845_get_fifo_size(struct drm_device *dev, int plane)
b445e3b0
ED		 432{
433 struct drm_i915_private *dev_priv = dev->dev_private;
434 uint32_t dsparb = I915_READ(DSPARB);
435 int size;
436
437 size = dsparb & 0x7f;
438 size >>= 2; /* Convert to cachelines */
439
440 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
441 plane ? "B" : "A",
442 size);
443
444 return size;
445}
446
b445e3b0
ED		 447/* Pineview has different values for various configs */
448static const struct intel_watermark_params pineview_display_wm = {
e0f0273e
VS		 449 .fifo_size = PINEVIEW_DISPLAY_FIFO,
450 .max_wm = PINEVIEW_MAX_WM,
451 .default_wm = PINEVIEW_DFT_WM,
452 .guard_size = PINEVIEW_GUARD_WM,
453 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 454};
455static const struct intel_watermark_params pineview_display_hplloff_wm = {
e0f0273e
VS		 456 .fifo_size = PINEVIEW_DISPLAY_FIFO,
457 .max_wm = PINEVIEW_MAX_WM,
458 .default_wm = PINEVIEW_DFT_HPLLOFF_WM,
459 .guard_size = PINEVIEW_GUARD_WM,
460 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 461};
462static const struct intel_watermark_params pineview_cursor_wm = {
e0f0273e
VS		 463 .fifo_size = PINEVIEW_CURSOR_FIFO,
464 .max_wm = PINEVIEW_CURSOR_MAX_WM,
465 .default_wm = PINEVIEW_CURSOR_DFT_WM,
466 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
467 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 468};
469static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
e0f0273e
VS		 470 .fifo_size = PINEVIEW_CURSOR_FIFO,
471 .max_wm = PINEVIEW_CURSOR_MAX_WM,
472 .default_wm = PINEVIEW_CURSOR_DFT_WM,
473 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
474 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 475};
476static const struct intel_watermark_params g4x_wm_info = {
e0f0273e
VS		 477 .fifo_size = G4X_FIFO_SIZE,
478 .max_wm = G4X_MAX_WM,
479 .default_wm = G4X_MAX_WM,
480 .guard_size = 2,
481 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0
ED		 482};
483static const struct intel_watermark_params g4x_cursor_wm_info = {
e0f0273e
VS		 484 .fifo_size = I965_CURSOR_FIFO,
485 .max_wm = I965_CURSOR_MAX_WM,
486 .default_wm = I965_CURSOR_DFT_WM,
487 .guard_size = 2,
488 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0 489};
b445e3b0 490static const struct intel_watermark_params i965_cursor_wm_info = {
e0f0273e
VS		 491 .fifo_size = I965_CURSOR_FIFO,
492 .max_wm = I965_CURSOR_MAX_WM,
493 .default_wm = I965_CURSOR_DFT_WM,
494 .guard_size = 2,
495 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 496};
497static const struct intel_watermark_params i945_wm_info = {
e0f0273e
VS		 498 .fifo_size = I945_FIFO_SIZE,
499 .max_wm = I915_MAX_WM,
500 .default_wm = 1,
501 .guard_size = 2,
502 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 503};
504static const struct intel_watermark_params i915_wm_info = {
e0f0273e
VS		 505 .fifo_size = I915_FIFO_SIZE,
506 .max_wm = I915_MAX_WM,
507 .default_wm = 1,
508 .guard_size = 2,
509 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0 510};
9d539105 511static const struct intel_watermark_params i830_a_wm_info = {
e0f0273e
VS		 512 .fifo_size = I855GM_FIFO_SIZE,
513 .max_wm = I915_MAX_WM,
514 .default_wm = 1,
515 .guard_size = 2,
516 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0 517};
9d539105
VS		 518static const struct intel_watermark_params i830_bc_wm_info = {
519 .fifo_size = I855GM_FIFO_SIZE,
520 .max_wm = I915_MAX_WM/2,
521 .default_wm = 1,
522 .guard_size = 2,
523 .cacheline_size = I830_FIFO_LINE_SIZE,
524};
feb56b93 525static const struct intel_watermark_params i845_wm_info = {
e0f0273e
VS		 526 .fifo_size = I830_FIFO_SIZE,
527 .max_wm = I915_MAX_WM,
528 .default_wm = 1,
529 .guard_size = 2,
530 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0
ED		 531};
532
b445e3b0
ED		 533/**
534 * intel_calculate_wm - calculate watermark level
535 * @clock_in_khz: pixel clock
536 * @wm: chip FIFO params
ac484963 537 * @cpp: bytes per pixel
b445e3b0
ED		 538 * @latency_ns: memory latency for the platform
539 *
540 * Calculate the watermark level (the level at which the display plane will
541 * start fetching from memory again). Each chip has a different display
542 * FIFO size and allocation, so the caller needs to figure that out and pass
543 * in the correct intel_watermark_params structure.
544 *
545 * As the pixel clock runs, the FIFO will be drained at a rate that depends
546 * on the pixel size. When it reaches the watermark level, it'll start
547 * fetching FIFO line sized based chunks from memory until the FIFO fills
548 * past the watermark point. If the FIFO drains completely, a FIFO underrun
549 * will occur, and a display engine hang could result.
550 */
551static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
552 const struct intel_watermark_params *wm,
ac484963 553 int fifo_size, int cpp,
b445e3b0
ED		 554 unsigned long latency_ns)
555{
556 long entries_required, wm_size;
557
558 /*
559 * Note: we need to make sure we don't overflow for various clock &
560 * latency values.
561 * clocks go from a few thousand to several hundred thousand.
562 * latency is usually a few thousand
563 */
ac484963 564 entries_required = ((clock_in_khz / 1000) * cpp * latency_ns) /
b445e3b0
ED		 565 1000;
566 entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
567
568 DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
569
570 wm_size = fifo_size - (entries_required + wm->guard_size);
571
572 DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
573
574 /* Don't promote wm_size to unsigned... */
575 if (wm_size > (long)wm->max_wm)
576 wm_size = wm->max_wm;
577 if (wm_size <= 0)
578 wm_size = wm->default_wm;
d6feb196
VS		 579
580 /*
581 * Bspec seems to indicate that the value shouldn't be lower than
582 * 'burst size + 1'. Certainly 830 is quite unhappy with low values.
583 * Lets go for 8 which is the burst size since certain platforms
584 * already use a hardcoded 8 (which is what the spec says should be
585 * done).
586 */
587 if (wm_size <= 8)
588 wm_size = 8;
589
b445e3b0
ED		 590 return wm_size;
591}
592
593static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)
594{
595 struct drm_crtc *crtc, *enabled = NULL;
596
70e1e0ec 597 for_each_crtc(dev, crtc) {
3490ea5d 598 if (intel_crtc_active(crtc)) {
b445e3b0
ED		 599 if (enabled)
600 return NULL;
601 enabled = crtc;
602 }
603 }
604
605 return enabled;
606}
607
46ba614c 608static void pineview_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 609{
46ba614c 610 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 611 struct drm_i915_private *dev_priv = dev->dev_private;
612 struct drm_crtc *crtc;
613 const struct cxsr_latency *latency;
614 u32 reg;
615 unsigned long wm;
616
617 latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3,
618 dev_priv->fsb_freq, dev_priv->mem_freq);
619 if (!latency) {
620 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
5209b1f4 621 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 622 return;
623 }
624
625 crtc = single_enabled_crtc(dev);
626 if (crtc) {
7c5f93b0 627 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
ac484963 628 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
7c5f93b0 629 int clock = adjusted_mode->crtc_clock;
b445e3b0
ED		 630
631 /* Display SR */
632 wm = intel_calculate_wm(clock, &pineview_display_wm,
633 pineview_display_wm.fifo_size,
ac484963 634 cpp, latency->display_sr);
b445e3b0
ED		 635 reg = I915_READ(DSPFW1);
636 reg &= ~DSPFW_SR_MASK;
f4998963 637 reg |= FW_WM(wm, SR);
b445e3b0
ED		 638 I915_WRITE(DSPFW1, reg);
639 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
640
641 /* cursor SR */
642 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
643 pineview_display_wm.fifo_size,
ac484963 644 cpp, latency->cursor_sr);
b445e3b0
ED		 645 reg = I915_READ(DSPFW3);
646 reg &= ~DSPFW_CURSOR_SR_MASK;
f4998963 647 reg |= FW_WM(wm, CURSOR_SR);
b445e3b0
ED		 648 I915_WRITE(DSPFW3, reg);
649
650 /* Display HPLL off SR */
651 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
652 pineview_display_hplloff_wm.fifo_size,
ac484963 653 cpp, latency->display_hpll_disable);
b445e3b0
ED		 654 reg = I915_READ(DSPFW3);
655 reg &= ~DSPFW_HPLL_SR_MASK;
f4998963 656 reg |= FW_WM(wm, HPLL_SR);
b445e3b0
ED		 657 I915_WRITE(DSPFW3, reg);
658
659 /* cursor HPLL off SR */
660 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
661 pineview_display_hplloff_wm.fifo_size,
ac484963 662 cpp, latency->cursor_hpll_disable);
b445e3b0
ED		 663 reg = I915_READ(DSPFW3);
664 reg &= ~DSPFW_HPLL_CURSOR_MASK;
f4998963 665 reg |= FW_WM(wm, HPLL_CURSOR);
b445e3b0
ED		 666 I915_WRITE(DSPFW3, reg);
667 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
668
5209b1f4 669 intel_set_memory_cxsr(dev_priv, true);
b445e3b0 670 } else {
5209b1f4 671 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 672 }
673}
674
675static bool g4x_compute_wm0(struct drm_device *dev,
676 int plane,
677 const struct intel_watermark_params *display,
678 int display_latency_ns,
679 const struct intel_watermark_params *cursor,
680 int cursor_latency_ns,
681 int *plane_wm,
682 int *cursor_wm)
683{
684 struct drm_crtc *crtc;
4fe8590a 685 const struct drm_display_mode *adjusted_mode;
ac484963 686 int htotal, hdisplay, clock, cpp;
b445e3b0
ED		 687 int line_time_us, line_count;
688 int entries, tlb_miss;
689
690 crtc = intel_get_crtc_for_plane(dev, plane);
3490ea5d 691 if (!intel_crtc_active(crtc)) {
b445e3b0
ED		 692 *cursor_wm = cursor->guard_size;
693 *plane_wm = display->guard_size;
694 return false;
695 }
696
6e3c9717 697 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 698 clock = adjusted_mode->crtc_clock;
fec8cba3 699 htotal = adjusted_mode->crtc_htotal;
6e3c9717 700 hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 701 cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 702
703 /* Use the small buffer method to calculate plane watermark */
ac484963 704 entries = ((clock * cpp / 1000) * display_latency_ns) / 1000;
b445e3b0
ED		 705 tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
706 if (tlb_miss > 0)
707 entries += tlb_miss;
708 entries = DIV_ROUND_UP(entries, display->cacheline_size);
709 *plane_wm = entries + display->guard_size;
710 if (*plane_wm > (int)display->max_wm)
711 *plane_wm = display->max_wm;
712
713 /* Use the large buffer method to calculate cursor watermark */
922044c9 714 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 715 line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
ac484963 716 entries = line_count * crtc->cursor->state->crtc_w * cpp;
b445e3b0
ED		 717 tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
718 if (tlb_miss > 0)
719 entries += tlb_miss;
720 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
721 *cursor_wm = entries + cursor->guard_size;
722 if (*cursor_wm > (int)cursor->max_wm)
723 *cursor_wm = (int)cursor->max_wm;
724
725 return true;
726}
727
728/*
729 * Check the wm result.
730 *
731 * If any calculated watermark values is larger than the maximum value that
732 * can be programmed into the associated watermark register, that watermark
733 * must be disabled.
734 */
735static bool g4x_check_srwm(struct drm_device *dev,
736 int display_wm, int cursor_wm,
737 const struct intel_watermark_params *display,
738 const struct intel_watermark_params *cursor)
739{
740 DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
741 display_wm, cursor_wm);
742
743 if (display_wm > display->max_wm) {
744 DRM_DEBUG_KMS("display watermark is too large(%d/%ld), disabling\n",
745 display_wm, display->max_wm);
746 return false;
747 }
748
749 if (cursor_wm > cursor->max_wm) {
750 DRM_DEBUG_KMS("cursor watermark is too large(%d/%ld), disabling\n",
751 cursor_wm, cursor->max_wm);
752 return false;
753 }
754
755 if (!(display_wm || cursor_wm)) {
756 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
757 return false;
758 }
759
760 return true;
761}
762
763static bool g4x_compute_srwm(struct drm_device *dev,
764 int plane,
765 int latency_ns,
766 const struct intel_watermark_params *display,
767 const struct intel_watermark_params *cursor,
768 int *display_wm, int *cursor_wm)
769{
770 struct drm_crtc *crtc;
4fe8590a 771 const struct drm_display_mode *adjusted_mode;
ac484963 772 int hdisplay, htotal, cpp, clock;
b445e3b0
ED		 773 unsigned long line_time_us;
774 int line_count, line_size;
775 int small, large;
776 int entries;
777
778 if (!latency_ns) {
779 *display_wm = *cursor_wm = 0;
780 return false;
781 }
782
783 crtc = intel_get_crtc_for_plane(dev, plane);
6e3c9717 784 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 785 clock = adjusted_mode->crtc_clock;
fec8cba3 786 htotal = adjusted_mode->crtc_htotal;
6e3c9717 787 hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 788 cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0 789
922044c9 790 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 791 line_count = (latency_ns / line_time_us + 1000) / 1000;
ac484963 792 line_size = hdisplay * cpp;
b445e3b0
ED		 793
794 /* Use the minimum of the small and large buffer method for primary */
ac484963 795 small = ((clock * cpp / 1000) * latency_ns) / 1000;
b445e3b0
ED		 796 large = line_count * line_size;
797
798 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
799 *display_wm = entries + display->guard_size;
800
801 /* calculate the self-refresh watermark for display cursor */
ac484963 802 entries = line_count * cpp * crtc->cursor->state->crtc_w;
b445e3b0
ED		 803 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
804 *cursor_wm = entries + cursor->guard_size;
805
806 return g4x_check_srwm(dev,
807 *display_wm, *cursor_wm,
808 display, cursor);
809}
810
15665979
VS		 811#define FW_WM_VLV(value, plane) \
812 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK_VLV)
813
0018fda1
VS		 814static void vlv_write_wm_values(struct intel_crtc *crtc,
815 const struct vlv_wm_values *wm)
816{
817 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
818 enum pipe pipe = crtc->pipe;
819
820 I915_WRITE(VLV_DDL(pipe),
821 (wm->ddl[pipe].cursor << DDL_CURSOR_SHIFT) |
822 (wm->ddl[pipe].sprite[1] << DDL_SPRITE_SHIFT(1)) |
823 (wm->ddl[pipe].sprite[0] << DDL_SPRITE_SHIFT(0)) |
824 (wm->ddl[pipe].primary << DDL_PLANE_SHIFT));
825
ae80152d 826 I915_WRITE(DSPFW1,
15665979
VS		 827 FW_WM(wm->sr.plane, SR) |
828 FW_WM(wm->pipe[PIPE_B].cursor, CURSORB) |
829 FW_WM_VLV(wm->pipe[PIPE_B].primary, PLANEB) |
830 FW_WM_VLV(wm->pipe[PIPE_A].primary, PLANEA));
ae80152d 831 I915_WRITE(DSPFW2,
15665979
VS		 832 FW_WM_VLV(wm->pipe[PIPE_A].sprite[1], SPRITEB) |
833 FW_WM(wm->pipe[PIPE_A].cursor, CURSORA) |
834 FW_WM_VLV(wm->pipe[PIPE_A].sprite[0], SPRITEA));
ae80152d 835 I915_WRITE(DSPFW3,
15665979 836 FW_WM(wm->sr.cursor, CURSOR_SR));
ae80152d
VS		 837
838 if (IS_CHERRYVIEW(dev_priv)) {
839 I915_WRITE(DSPFW7_CHV,
15665979
VS		 840 FW_WM_VLV(wm->pipe[PIPE_B].sprite[1], SPRITED) |
841 FW_WM_VLV(wm->pipe[PIPE_B].sprite[0], SPRITEC));
ae80152d 842 I915_WRITE(DSPFW8_CHV,
15665979
VS		 843 FW_WM_VLV(wm->pipe[PIPE_C].sprite[1], SPRITEF) |
844 FW_WM_VLV(wm->pipe[PIPE_C].sprite[0], SPRITEE));
ae80152d 845 I915_WRITE(DSPFW9_CHV,
15665979
VS		 846 FW_WM_VLV(wm->pipe[PIPE_C].primary, PLANEC) |
847 FW_WM(wm->pipe[PIPE_C].cursor, CURSORC));
ae80152d 848 I915_WRITE(DSPHOWM,
15665979
VS		 849 FW_WM(wm->sr.plane >> 9, SR_HI) |
850 FW_WM(wm->pipe[PIPE_C].sprite[1] >> 8, SPRITEF_HI) |
851 FW_WM(wm->pipe[PIPE_C].sprite[0] >> 8, SPRITEE_HI) |
852 FW_WM(wm->pipe[PIPE_C].primary >> 8, PLANEC_HI) |
853 FW_WM(wm->pipe[PIPE_B].sprite[1] >> 8, SPRITED_HI) |
854 FW_WM(wm->pipe[PIPE_B].sprite[0] >> 8, SPRITEC_HI) |
855 FW_WM(wm->pipe[PIPE_B].primary >> 8, PLANEB_HI) |
856 FW_WM(wm->pipe[PIPE_A].sprite[1] >> 8, SPRITEB_HI) |
857 FW_WM(wm->pipe[PIPE_A].sprite[0] >> 8, SPRITEA_HI) |
858 FW_WM(wm->pipe[PIPE_A].primary >> 8, PLANEA_HI));
ae80152d
VS		 859 } else {
860 I915_WRITE(DSPFW7,
15665979
VS		 861 FW_WM_VLV(wm->pipe[PIPE_B].sprite[1], SPRITED) |
862 FW_WM_VLV(wm->pipe[PIPE_B].sprite[0], SPRITEC));
ae80152d 863 I915_WRITE(DSPHOWM,
15665979
VS		 864 FW_WM(wm->sr.plane >> 9, SR_HI) |
865 FW_WM(wm->pipe[PIPE_B].sprite[1] >> 8, SPRITED_HI) |
866 FW_WM(wm->pipe[PIPE_B].sprite[0] >> 8, SPRITEC_HI) |
867 FW_WM(wm->pipe[PIPE_B].primary >> 8, PLANEB_HI) |
868 FW_WM(wm->pipe[PIPE_A].sprite[1] >> 8, SPRITEB_HI) |
869 FW_WM(wm->pipe[PIPE_A].sprite[0] >> 8, SPRITEA_HI) |
870 FW_WM(wm->pipe[PIPE_A].primary >> 8, PLANEA_HI));
ae80152d
VS		 871 }
872
2cb389b7
VS		 873 /* zero (unused) WM1 watermarks */
874 I915_WRITE(DSPFW4, 0);
875 I915_WRITE(DSPFW5, 0);
876 I915_WRITE(DSPFW6, 0);
877 I915_WRITE(DSPHOWM1, 0);
878
ae80152d 879 POSTING_READ(DSPFW1);
0018fda1
VS		 880}
881
15665979
VS		 882#undef FW_WM_VLV
883
6eb1a681
VS		 884enum vlv_wm_level {
885 VLV_WM_LEVEL_PM2,
886 VLV_WM_LEVEL_PM5,
887 VLV_WM_LEVEL_DDR_DVFS,
6eb1a681
VS		 888};
889
262cd2e1
VS		 890/* latency must be in 0.1us units. */
891static unsigned int vlv_wm_method2(unsigned int pixel_rate,
892 unsigned int pipe_htotal,
893 unsigned int horiz_pixels,
ac484963 894 unsigned int cpp,
262cd2e1
VS		 895 unsigned int latency)
896{
897 unsigned int ret;
898
899 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 900 ret = (ret + 1) * horiz_pixels * cpp;
262cd2e1
VS		 901 ret = DIV_ROUND_UP(ret, 64);
902
903 return ret;
904}
905
906static void vlv_setup_wm_latency(struct drm_device *dev)
907{
908 struct drm_i915_private *dev_priv = dev->dev_private;
909
910 /* all latencies in usec */
911 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM2] = 3;
912
58590c14
VS		 913 dev_priv->wm.max_level = VLV_WM_LEVEL_PM2;
914
262cd2e1
VS		 915 if (IS_CHERRYVIEW(dev_priv)) {
916 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM5] = 12;
917 dev_priv->wm.pri_latency[VLV_WM_LEVEL_DDR_DVFS] = 33;
58590c14
VS		 918
919 dev_priv->wm.max_level = VLV_WM_LEVEL_DDR_DVFS;
262cd2e1
VS		 920 }
921}
922
923static uint16_t vlv_compute_wm_level(struct intel_plane *plane,
924 struct intel_crtc *crtc,
925 const struct intel_plane_state *state,
926 int level)
927{
928 struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
ac484963 929 int clock, htotal, cpp, width, wm;
262cd2e1
VS		 930
931 if (dev_priv->wm.pri_latency[level] == 0)
932 return USHRT_MAX;
933
934 if (!state->visible)
935 return 0;
936
ac484963 937 cpp = drm_format_plane_cpp(state->base.fb->pixel_format, 0);
262cd2e1
VS		 938 clock = crtc->config->base.adjusted_mode.crtc_clock;
939 htotal = crtc->config->base.adjusted_mode.crtc_htotal;
940 width = crtc->config->pipe_src_w;
941 if (WARN_ON(htotal == 0))
942 htotal = 1;
943
944 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
945 /*
946 * FIXME the formula gives values that are
947 * too big for the cursor FIFO, and hence we
948 * would never be able to use cursors. For
949 * now just hardcode the watermark.
950 */
951 wm = 63;
952 } else {
ac484963 953 wm = vlv_wm_method2(clock, htotal, width, cpp,
262cd2e1
VS		 954 dev_priv->wm.pri_latency[level] * 10);
955 }
956
957 return min_t(int, wm, USHRT_MAX);
958}
959
54f1b6e1
VS		 960static void vlv_compute_fifo(struct intel_crtc *crtc)
961{
962 struct drm_device *dev = crtc->base.dev;
963 struct vlv_wm_state *wm_state = &crtc->wm_state;
964 struct intel_plane *plane;
965 unsigned int total_rate = 0;
966 const int fifo_size = 512 - 1;
967 int fifo_extra, fifo_left = fifo_size;
968
969 for_each_intel_plane_on_crtc(dev, crtc, plane) {
970 struct intel_plane_state *state =
971 to_intel_plane_state(plane->base.state);
972
973 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
974 continue;
975
976 if (state->visible) {
977 wm_state->num_active_planes++;
978 total_rate += drm_format_plane_cpp(state->base.fb->pixel_format, 0);
979 }
980 }
981
982 for_each_intel_plane_on_crtc(dev, crtc, plane) {
983 struct intel_plane_state *state =
984 to_intel_plane_state(plane->base.state);
985 unsigned int rate;
986
987 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
988 plane->wm.fifo_size = 63;
989 continue;
990 }
991
992 if (!state->visible) {
993 plane->wm.fifo_size = 0;
994 continue;
995 }
996
997 rate = drm_format_plane_cpp(state->base.fb->pixel_format, 0);
998 plane->wm.fifo_size = fifo_size * rate / total_rate;
999 fifo_left -= plane->wm.fifo_size;
1000 }
1001
1002 fifo_extra = DIV_ROUND_UP(fifo_left, wm_state->num_active_planes ?: 1);
1003
1004 /* spread the remainder evenly */
1005 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1006 int plane_extra;
1007
1008 if (fifo_left == 0)
1009 break;
1010
1011 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
1012 continue;
1013
1014 /* give it all to the first plane if none are active */
1015 if (plane->wm.fifo_size == 0 &&
1016 wm_state->num_active_planes)
1017 continue;
1018
1019 plane_extra = min(fifo_extra, fifo_left);
1020 plane->wm.fifo_size += plane_extra;
1021 fifo_left -= plane_extra;
1022 }
1023
1024 WARN_ON(fifo_left != 0);
1025}
1026
262cd2e1
VS		 1027static void vlv_invert_wms(struct intel_crtc *crtc)
1028{
1029 struct vlv_wm_state *wm_state = &crtc->wm_state;
1030 int level;
1031
1032 for (level = 0; level < wm_state->num_levels; level++) {
1033 struct drm_device *dev = crtc->base.dev;
1034 const int sr_fifo_size = INTEL_INFO(dev)->num_pipes * 512 - 1;
1035 struct intel_plane *plane;
1036
1037 wm_state->sr[level].plane = sr_fifo_size - wm_state->sr[level].plane;
1038 wm_state->sr[level].cursor = 63 - wm_state->sr[level].cursor;
1039
1040 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1041 switch (plane->base.type) {
1042 int sprite;
1043 case DRM_PLANE_TYPE_CURSOR:
1044 wm_state->wm[level].cursor = plane->wm.fifo_size -
1045 wm_state->wm[level].cursor;
1046 break;
1047 case DRM_PLANE_TYPE_PRIMARY:
1048 wm_state->wm[level].primary = plane->wm.fifo_size -
1049 wm_state->wm[level].primary;
1050 break;
1051 case DRM_PLANE_TYPE_OVERLAY:
1052 sprite = plane->plane;
1053 wm_state->wm[level].sprite[sprite] = plane->wm.fifo_size -
1054 wm_state->wm[level].sprite[sprite];
1055 break;
1056 }
1057 }
1058 }
1059}
1060
26e1fe4f 1061static void vlv_compute_wm(struct intel_crtc *crtc)
262cd2e1
VS		 1062{
1063 struct drm_device *dev = crtc->base.dev;
1064 struct vlv_wm_state *wm_state = &crtc->wm_state;
1065 struct intel_plane *plane;
1066 int sr_fifo_size = INTEL_INFO(dev)->num_pipes * 512 - 1;
1067 int level;
1068
1069 memset(wm_state, 0, sizeof(*wm_state));
1070
852eb00d 1071 wm_state->cxsr = crtc->pipe != PIPE_C && crtc->wm.cxsr_allowed;
58590c14 1072 wm_state->num_levels = to_i915(dev)->wm.max_level + 1;
262cd2e1
VS		 1073
1074 wm_state->num_active_planes = 0;
262cd2e1 1075
54f1b6e1 1076 vlv_compute_fifo(crtc);
262cd2e1
VS		 1077
1078 if (wm_state->num_active_planes != 1)
1079 wm_state->cxsr = false;
1080
1081 if (wm_state->cxsr) {
1082 for (level = 0; level < wm_state->num_levels; level++) {
1083 wm_state->sr[level].plane = sr_fifo_size;
1084 wm_state->sr[level].cursor = 63;
1085 }
1086 }
1087
1088 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1089 struct intel_plane_state *state =
1090 to_intel_plane_state(plane->base.state);
1091
1092 if (!state->visible)
1093 continue;
1094
1095 /* normal watermarks */
1096 for (level = 0; level < wm_state->num_levels; level++) {
1097 int wm = vlv_compute_wm_level(plane, crtc, state, level);
1098 int max_wm = plane->base.type == DRM_PLANE_TYPE_CURSOR ? 63 : 511;
1099
1100 /* hack */
1101 if (WARN_ON(level == 0 && wm > max_wm))
1102 wm = max_wm;
1103
1104 if (wm > plane->wm.fifo_size)
1105 break;
1106
1107 switch (plane->base.type) {
1108 int sprite;
1109 case DRM_PLANE_TYPE_CURSOR:
1110 wm_state->wm[level].cursor = wm;
1111 break;
1112 case DRM_PLANE_TYPE_PRIMARY:
1113 wm_state->wm[level].primary = wm;
1114 break;
1115 case DRM_PLANE_TYPE_OVERLAY:
1116 sprite = plane->plane;
1117 wm_state->wm[level].sprite[sprite] = wm;
1118 break;
1119 }
1120 }
1121
1122 wm_state->num_levels = level;
1123
1124 if (!wm_state->cxsr)
1125 continue;
1126
1127 /* maxfifo watermarks */
1128 switch (plane->base.type) {
1129 int sprite, level;
1130 case DRM_PLANE_TYPE_CURSOR:
1131 for (level = 0; level < wm_state->num_levels; level++)
1132 wm_state->sr[level].cursor =
5a37ed0a 1133 wm_state->wm[level].cursor;
262cd2e1
VS		 1134 break;
1135 case DRM_PLANE_TYPE_PRIMARY:
1136 for (level = 0; level < wm_state->num_levels; level++)
1137 wm_state->sr[level].plane =
1138 min(wm_state->sr[level].plane,
1139 wm_state->wm[level].primary);
1140 break;
1141 case DRM_PLANE_TYPE_OVERLAY:
1142 sprite = plane->plane;
1143 for (level = 0; level < wm_state->num_levels; level++)
1144 wm_state->sr[level].plane =
1145 min(wm_state->sr[level].plane,
1146 wm_state->wm[level].sprite[sprite]);
1147 break;
1148 }
1149 }
1150
1151 /* clear any (partially) filled invalid levels */
58590c14 1152 for (level = wm_state->num_levels; level < to_i915(dev)->wm.max_level + 1; level++) {
262cd2e1
VS		 1153 memset(&wm_state->wm[level], 0, sizeof(wm_state->wm[level]));
1154 memset(&wm_state->sr[level], 0, sizeof(wm_state->sr[level]));
1155 }
1156
1157 vlv_invert_wms(crtc);
1158}
1159
54f1b6e1
VS		 1160#define VLV_FIFO(plane, value) \
1161 (((value) << DSPARB_ ## plane ## _SHIFT_VLV) & DSPARB_ ## plane ## _MASK_VLV)
1162
1163static void vlv_pipe_set_fifo_size(struct intel_crtc *crtc)
1164{
1165 struct drm_device *dev = crtc->base.dev;
1166 struct drm_i915_private *dev_priv = to_i915(dev);
1167 struct intel_plane *plane;
1168 int sprite0_start = 0, sprite1_start = 0, fifo_size = 0;
1169
1170 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1171 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
1172 WARN_ON(plane->wm.fifo_size != 63);
1173 continue;
1174 }
1175
1176 if (plane->base.type == DRM_PLANE_TYPE_PRIMARY)
1177 sprite0_start = plane->wm.fifo_size;
1178 else if (plane->plane == 0)
1179 sprite1_start = sprite0_start + plane->wm.fifo_size;
1180 else
1181 fifo_size = sprite1_start + plane->wm.fifo_size;
1182 }
1183
1184 WARN_ON(fifo_size != 512 - 1);
1185
1186 DRM_DEBUG_KMS("Pipe %c FIFO split %d / %d / %d\n",
1187 pipe_name(crtc->pipe), sprite0_start,
1188 sprite1_start, fifo_size);
1189
1190 switch (crtc->pipe) {
1191 uint32_t dsparb, dsparb2, dsparb3;
1192 case PIPE_A:
1193 dsparb = I915_READ(DSPARB);
1194 dsparb2 = I915_READ(DSPARB2);
1195
1196 dsparb &= ~(VLV_FIFO(SPRITEA, 0xff) |
1197 VLV_FIFO(SPRITEB, 0xff));
1198 dsparb |= (VLV_FIFO(SPRITEA, sprite0_start) |
1199 VLV_FIFO(SPRITEB, sprite1_start));
1200
1201 dsparb2 &= ~(VLV_FIFO(SPRITEA_HI, 0x1) |
1202 VLV_FIFO(SPRITEB_HI, 0x1));
1203 dsparb2 |= (VLV_FIFO(SPRITEA_HI, sprite0_start >> 8) |
1204 VLV_FIFO(SPRITEB_HI, sprite1_start >> 8));
1205
1206 I915_WRITE(DSPARB, dsparb);
1207 I915_WRITE(DSPARB2, dsparb2);
1208 break;
1209 case PIPE_B:
1210 dsparb = I915_READ(DSPARB);
1211 dsparb2 = I915_READ(DSPARB2);
1212
1213 dsparb &= ~(VLV_FIFO(SPRITEC, 0xff) |
1214 VLV_FIFO(SPRITED, 0xff));
1215 dsparb |= (VLV_FIFO(SPRITEC, sprite0_start) |
1216 VLV_FIFO(SPRITED, sprite1_start));
1217
1218 dsparb2 &= ~(VLV_FIFO(SPRITEC_HI, 0xff) |
1219 VLV_FIFO(SPRITED_HI, 0xff));
1220 dsparb2 |= (VLV_FIFO(SPRITEC_HI, sprite0_start >> 8) |
1221 VLV_FIFO(SPRITED_HI, sprite1_start >> 8));
1222
1223 I915_WRITE(DSPARB, dsparb);
1224 I915_WRITE(DSPARB2, dsparb2);
1225 break;
1226 case PIPE_C:
1227 dsparb3 = I915_READ(DSPARB3);
1228 dsparb2 = I915_READ(DSPARB2);
1229
1230 dsparb3 &= ~(VLV_FIFO(SPRITEE, 0xff) |
1231 VLV_FIFO(SPRITEF, 0xff));
1232 dsparb3 |= (VLV_FIFO(SPRITEE, sprite0_start) |
1233 VLV_FIFO(SPRITEF, sprite1_start));
1234
1235 dsparb2 &= ~(VLV_FIFO(SPRITEE_HI, 0xff) |
1236 VLV_FIFO(SPRITEF_HI, 0xff));
1237 dsparb2 |= (VLV_FIFO(SPRITEE_HI, sprite0_start >> 8) |
1238 VLV_FIFO(SPRITEF_HI, sprite1_start >> 8));
1239
1240 I915_WRITE(DSPARB3, dsparb3);
1241 I915_WRITE(DSPARB2, dsparb2);
1242 break;
1243 default:
1244 break;
1245 }
1246}
1247
1248#undef VLV_FIFO
1249
262cd2e1
VS		 1250static void vlv_merge_wm(struct drm_device *dev,
1251 struct vlv_wm_values *wm)
1252{
1253 struct intel_crtc *crtc;
1254 int num_active_crtcs = 0;
1255
58590c14 1256 wm->level = to_i915(dev)->wm.max_level;
262cd2e1
VS		 1257 wm->cxsr = true;
1258
1259 for_each_intel_crtc(dev, crtc) {
1260 const struct vlv_wm_state *wm_state = &crtc->wm_state;
1261
1262 if (!crtc->active)
1263 continue;
1264
1265 if (!wm_state->cxsr)
1266 wm->cxsr = false;
1267
1268 num_active_crtcs++;
1269 wm->level = min_t(int, wm->level, wm_state->num_levels - 1);
1270 }
1271
1272 if (num_active_crtcs != 1)
1273 wm->cxsr = false;
1274
6f9c784b
VS		 1275 if (num_active_crtcs > 1)
1276 wm->level = VLV_WM_LEVEL_PM2;
1277
262cd2e1
VS		 1278 for_each_intel_crtc(dev, crtc) {
1279 struct vlv_wm_state *wm_state = &crtc->wm_state;
1280 enum pipe pipe = crtc->pipe;
1281
1282 if (!crtc->active)
1283 continue;
1284
1285 wm->pipe[pipe] = wm_state->wm[wm->level];
1286 if (wm->cxsr)
1287 wm->sr = wm_state->sr[wm->level];
1288
1289 wm->ddl[pipe].primary = DDL_PRECISION_HIGH | 2;
1290 wm->ddl[pipe].sprite[0] = DDL_PRECISION_HIGH | 2;
1291 wm->ddl[pipe].sprite[1] = DDL_PRECISION_HIGH | 2;
1292 wm->ddl[pipe].cursor = DDL_PRECISION_HIGH | 2;
1293 }
1294}
1295
1296static void vlv_update_wm(struct drm_crtc *crtc)
1297{
1298 struct drm_device *dev = crtc->dev;
1299 struct drm_i915_private *dev_priv = dev->dev_private;
1300 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1301 enum pipe pipe = intel_crtc->pipe;
1302 struct vlv_wm_values wm = {};
1303
26e1fe4f 1304 vlv_compute_wm(intel_crtc);
262cd2e1
VS		 1305 vlv_merge_wm(dev, &wm);
1306
54f1b6e1
VS		 1307 if (memcmp(&dev_priv->wm.vlv, &wm, sizeof(wm)) == 0) {
1308 /* FIXME should be part of crtc atomic commit */
1309 vlv_pipe_set_fifo_size(intel_crtc);
262cd2e1 1310 return;
54f1b6e1 1311 }
262cd2e1
VS		 1312
1313 if (wm.level < VLV_WM_LEVEL_DDR_DVFS &&
1314 dev_priv->wm.vlv.level >= VLV_WM_LEVEL_DDR_DVFS)
1315 chv_set_memory_dvfs(dev_priv, false);
1316
1317 if (wm.level < VLV_WM_LEVEL_PM5 &&
1318 dev_priv->wm.vlv.level >= VLV_WM_LEVEL_PM5)
1319 chv_set_memory_pm5(dev_priv, false);
1320
852eb00d 1321 if (!wm.cxsr && dev_priv->wm.vlv.cxsr)
262cd2e1 1322 intel_set_memory_cxsr(dev_priv, false);
262cd2e1 1323
54f1b6e1
VS		 1324 /* FIXME should be part of crtc atomic commit */
1325 vlv_pipe_set_fifo_size(intel_crtc);
1326
262cd2e1
VS		 1327 vlv_write_wm_values(intel_crtc, &wm);
1328
1329 DRM_DEBUG_KMS("Setting FIFO watermarks - %c: plane=%d, cursor=%d, "
1330 "sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n",
1331 pipe_name(pipe), wm.pipe[pipe].primary, wm.pipe[pipe].cursor,
1332 wm.pipe[pipe].sprite[0], wm.pipe[pipe].sprite[1],
1333 wm.sr.plane, wm.sr.cursor, wm.level, wm.cxsr);
1334
852eb00d 1335 if (wm.cxsr && !dev_priv->wm.vlv.cxsr)
262cd2e1 1336 intel_set_memory_cxsr(dev_priv, true);
262cd2e1
VS		 1337
1338 if (wm.level >= VLV_WM_LEVEL_PM5 &&
1339 dev_priv->wm.vlv.level < VLV_WM_LEVEL_PM5)
1340 chv_set_memory_pm5(dev_priv, true);
1341
1342 if (wm.level >= VLV_WM_LEVEL_DDR_DVFS &&
1343 dev_priv->wm.vlv.level < VLV_WM_LEVEL_DDR_DVFS)
1344 chv_set_memory_dvfs(dev_priv, true);
1345
1346 dev_priv->wm.vlv = wm;
3c2777fd
VS		 1347}
1348
ae80152d
VS		 1349#define single_plane_enabled(mask) is_power_of_2(mask)
1350
46ba614c 1351static void g4x_update_wm(struct drm_crtc *crtc)
b445e3b0 1352{
46ba614c 1353 struct drm_device *dev = crtc->dev;
b445e3b0
ED		 1354 static const int sr_latency_ns = 12000;
1355 struct drm_i915_private *dev_priv = dev->dev_private;
1356 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
1357 int plane_sr, cursor_sr;
1358 unsigned int enabled = 0;
9858425c 1359 bool cxsr_enabled;
b445e3b0 1360
51cea1f4 1361 if (g4x_compute_wm0(dev, PIPE_A,
5aef6003
CW		 1362 &g4x_wm_info, pessimal_latency_ns,
1363 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1364 &planea_wm, &cursora_wm))
51cea1f4 1365 enabled |= 1 << PIPE_A;
b445e3b0 1366
51cea1f4 1367 if (g4x_compute_wm0(dev, PIPE_B,
5aef6003
CW		 1368 &g4x_wm_info, pessimal_latency_ns,
1369 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1370 &planeb_wm, &cursorb_wm))
51cea1f4 1371 enabled |= 1 << PIPE_B;
b445e3b0 1372
b445e3b0
ED		 1373 if (single_plane_enabled(enabled) &&
1374 g4x_compute_srwm(dev, ffs(enabled) - 1,
1375 sr_latency_ns,
1376 &g4x_wm_info,
1377 &g4x_cursor_wm_info,
52bd02d8 1378 &plane_sr, &cursor_sr)) {
9858425c 1379 cxsr_enabled = true;
52bd02d8 1380 } else {
9858425c 1381 cxsr_enabled = false;
5209b1f4 1382 intel_set_memory_cxsr(dev_priv, false);
52bd02d8
CW		 1383 plane_sr = cursor_sr = 0;
1384 }
b445e3b0 1385
a5043453
VS		 1386 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, "
1387 "B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
b445e3b0
ED		 1388 planea_wm, cursora_wm,
1389 planeb_wm, cursorb_wm,
1390 plane_sr, cursor_sr);
1391
1392 I915_WRITE(DSPFW1,
f4998963
VS		 1393 FW_WM(plane_sr, SR) |
1394 FW_WM(cursorb_wm, CURSORB) |
1395 FW_WM(planeb_wm, PLANEB) |
1396 FW_WM(planea_wm, PLANEA));
b445e3b0 1397 I915_WRITE(DSPFW2,
8c919b28 1398 (I915_READ(DSPFW2) & ~DSPFW_CURSORA_MASK) |
f4998963 1399 FW_WM(cursora_wm, CURSORA));
b445e3b0
ED		 1400 /* HPLL off in SR has some issues on G4x... disable it */
1401 I915_WRITE(DSPFW3,
8c919b28 1402 (I915_READ(DSPFW3) & ~(DSPFW_HPLL_SR_EN | DSPFW_CURSOR_SR_MASK)) |
f4998963 1403 FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1404
1405 if (cxsr_enabled)
1406 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1407}
1408
46ba614c 1409static void i965_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1410{
46ba614c 1411 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1412 struct drm_i915_private *dev_priv = dev->dev_private;
1413 struct drm_crtc *crtc;
1414 int srwm = 1;
1415 int cursor_sr = 16;
9858425c 1416 bool cxsr_enabled;
b445e3b0
ED		 1417
1418 /* Calc sr entries for one plane configs */
1419 crtc = single_enabled_crtc(dev);
1420 if (crtc) {
1421 /* self-refresh has much higher latency */
1422 static const int sr_latency_ns = 12000;
124abe07 1423 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1424 int clock = adjusted_mode->crtc_clock;
fec8cba3 1425 int htotal = adjusted_mode->crtc_htotal;
6e3c9717 1426 int hdisplay = to_intel_crtc(crtc)->config->pipe_src_w;
ac484963 1427 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 1428 unsigned long line_time_us;
1429 int entries;
1430
922044c9 1431 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1432
1433 /* Use ns/us then divide to preserve precision */
1434 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1435 cpp * hdisplay;
b445e3b0
ED		 1436 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
1437 srwm = I965_FIFO_SIZE - entries;
1438 if (srwm < 0)
1439 srwm = 1;
1440 srwm &= 0x1ff;
1441 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
1442 entries, srwm);
1443
1444 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1445 cpp * crtc->cursor->state->crtc_w;
b445e3b0
ED		 1446 entries = DIV_ROUND_UP(entries,
1447 i965_cursor_wm_info.cacheline_size);
1448 cursor_sr = i965_cursor_wm_info.fifo_size -
1449 (entries + i965_cursor_wm_info.guard_size);
1450
1451 if (cursor_sr > i965_cursor_wm_info.max_wm)
1452 cursor_sr = i965_cursor_wm_info.max_wm;
1453
1454 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
1455 "cursor %d\n", srwm, cursor_sr);
1456
9858425c 1457 cxsr_enabled = true;
b445e3b0 1458 } else {
9858425c 1459 cxsr_enabled = false;
b445e3b0 1460 /* Turn off self refresh if both pipes are enabled */
5209b1f4 1461 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1462 }
1463
1464 DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
1465 srwm);
1466
1467 /* 965 has limitations... */
f4998963
VS		 1468 I915_WRITE(DSPFW1, FW_WM(srwm, SR) |
1469 FW_WM(8, CURSORB) |
1470 FW_WM(8, PLANEB) |
1471 FW_WM(8, PLANEA));
1472 I915_WRITE(DSPFW2, FW_WM(8, CURSORA) |
1473 FW_WM(8, PLANEC_OLD));
b445e3b0 1474 /* update cursor SR watermark */
f4998963 1475 I915_WRITE(DSPFW3, FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1476
1477 if (cxsr_enabled)
1478 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1479}
1480
f4998963
VS		 1481#undef FW_WM
1482
46ba614c 1483static void i9xx_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1484{
46ba614c 1485 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1486 struct drm_i915_private *dev_priv = dev->dev_private;
1487 const struct intel_watermark_params *wm_info;
1488 uint32_t fwater_lo;
1489 uint32_t fwater_hi;
1490 int cwm, srwm = 1;
1491 int fifo_size;
1492 int planea_wm, planeb_wm;
1493 struct drm_crtc *crtc, *enabled = NULL;
1494
1495 if (IS_I945GM(dev))
1496 wm_info = &i945_wm_info;
1497 else if (!IS_GEN2(dev))
1498 wm_info = &i915_wm_info;
1499 else
9d539105 1500 wm_info = &i830_a_wm_info;
b445e3b0
ED		 1501
1502 fifo_size = dev_priv->display.get_fifo_size(dev, 0);
1503 crtc = intel_get_crtc_for_plane(dev, 0);
3490ea5d 1504 if (intel_crtc_active(crtc)) {
241bfc38 1505 const struct drm_display_mode *adjusted_mode;
ac484963 1506 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b9e0bda3
CW		 1507 if (IS_GEN2(dev))
1508 cpp = 4;
1509
6e3c9717 1510 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1511 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1512 wm_info, fifo_size, cpp,
5aef6003 1513 pessimal_latency_ns);
b445e3b0 1514 enabled = crtc;
9d539105 1515 } else {
b445e3b0 1516 planea_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1517 if (planea_wm > (long)wm_info->max_wm)
1518 planea_wm = wm_info->max_wm;
1519 }
1520
1521 if (IS_GEN2(dev))
1522 wm_info = &i830_bc_wm_info;
b445e3b0
ED		 1523
1524 fifo_size = dev_priv->display.get_fifo_size(dev, 1);
1525 crtc = intel_get_crtc_for_plane(dev, 1);
3490ea5d 1526 if (intel_crtc_active(crtc)) {
241bfc38 1527 const struct drm_display_mode *adjusted_mode;
ac484963 1528 int cpp = drm_format_plane_cpp(crtc->primary->state->fb->pixel_format, 0);
b9e0bda3
CW		 1529 if (IS_GEN2(dev))
1530 cpp = 4;
1531
6e3c9717 1532 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1533 planeb_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1534 wm_info, fifo_size, cpp,
5aef6003 1535 pessimal_latency_ns);
b445e3b0
ED		 1536 if (enabled == NULL)
1537 enabled = crtc;
1538 else
1539 enabled = NULL;
9d539105 1540 } else {
b445e3b0 1541 planeb_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1542 if (planeb_wm > (long)wm_info->max_wm)
1543 planeb_wm = wm_info->max_wm;
1544 }
b445e3b0
ED		 1545
1546 DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
1547
2ab1bc9d 1548 if (IS_I915GM(dev) && enabled) {
2ff8fde1 1549 struct drm_i915_gem_object *obj;
2ab1bc9d 1550
59bea882 1551 obj = intel_fb_obj(enabled->primary->state->fb);
2ab1bc9d
DV		 1552
1553 /* self-refresh seems busted with untiled */
2ff8fde1 1554 if (obj->tiling_mode == I915_TILING_NONE)
2ab1bc9d
DV		 1555 enabled = NULL;
1556 }
1557
b445e3b0
ED		 1558 /*
1559 * Overlay gets an aggressive default since video jitter is bad.
1560 */
1561 cwm = 2;
1562
1563 /* Play safe and disable self-refresh before adjusting watermarks. */
5209b1f4 1564 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1565
1566 /* Calc sr entries for one plane configs */
1567 if (HAS_FW_BLC(dev) && enabled) {
1568 /* self-refresh has much higher latency */
1569 static const int sr_latency_ns = 6000;
124abe07 1570 const struct drm_display_mode *adjusted_mode = &to_intel_crtc(enabled)->config->base.adjusted_mode;
241bfc38 1571 int clock = adjusted_mode->crtc_clock;
fec8cba3 1572 int htotal = adjusted_mode->crtc_htotal;
6e3c9717 1573 int hdisplay = to_intel_crtc(enabled)->config->pipe_src_w;
ac484963 1574 int cpp = drm_format_plane_cpp(enabled->primary->state->fb->pixel_format, 0);
b445e3b0
ED		 1575 unsigned long line_time_us;
1576 int entries;
1577
922044c9 1578 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1579
1580 /* Use ns/us then divide to preserve precision */
1581 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1582 cpp * hdisplay;
b445e3b0
ED		 1583 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
1584 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
1585 srwm = wm_info->fifo_size - entries;
1586 if (srwm < 0)
1587 srwm = 1;
1588
1589 if (IS_I945G(dev) || IS_I945GM(dev))
1590 I915_WRITE(FW_BLC_SELF,
1591 FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
1592 else if (IS_I915GM(dev))
1593 I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
1594 }
1595
1596 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
1597 planea_wm, planeb_wm, cwm, srwm);
1598
1599 fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
1600 fwater_hi = (cwm & 0x1f);
1601
1602 /* Set request length to 8 cachelines per fetch */
1603 fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
1604 fwater_hi = fwater_hi | (1 << 8);
1605
1606 I915_WRITE(FW_BLC, fwater_lo);
1607 I915_WRITE(FW_BLC2, fwater_hi);
1608
5209b1f4
ID		 1609 if (enabled)
1610 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1611}
1612
feb56b93 1613static void i845_update_wm(struct drm_crtc *unused_crtc)
b445e3b0 1614{
46ba614c 1615 struct drm_device *dev = unused_crtc->dev;
b445e3b0
ED		 1616 struct drm_i915_private *dev_priv = dev->dev_private;
1617 struct drm_crtc *crtc;
241bfc38 1618 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1619 uint32_t fwater_lo;
1620 int planea_wm;
1621
1622 crtc = single_enabled_crtc(dev);
1623 if (crtc == NULL)
1624 return;
1625
6e3c9717 1626 adjusted_mode = &to_intel_crtc(crtc)->config->base.adjusted_mode;
241bfc38 1627 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
feb56b93 1628 &i845_wm_info,
b445e3b0 1629 dev_priv->display.get_fifo_size(dev, 0),
5aef6003 1630 4, pessimal_latency_ns);
b445e3b0
ED		 1631 fwater_lo = I915_READ(FW_BLC) & ~0xfff;
1632 fwater_lo |= (3<<8) | planea_wm;
1633
1634 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
1635
1636 I915_WRITE(FW_BLC, fwater_lo);
1637}
1638
8cfb3407 1639uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config)
801bcfff 1640{
fd4daa9c 1641 uint32_t pixel_rate;
801bcfff 1642
8cfb3407 1643 pixel_rate = pipe_config->base.adjusted_mode.crtc_clock;
801bcfff
PZ		 1644
1645 /* We only use IF-ID interlacing. If we ever use PF-ID we'll need to
1646 * adjust the pixel_rate here. */
1647
8cfb3407 1648 if (pipe_config->pch_pfit.enabled) {
801bcfff 1649 uint64_t pipe_w, pipe_h, pfit_w, pfit_h;
8cfb3407
VS		 1650 uint32_t pfit_size = pipe_config->pch_pfit.size;
1651
1652 pipe_w = pipe_config->pipe_src_w;
1653 pipe_h = pipe_config->pipe_src_h;
801bcfff 1654
801bcfff
PZ		 1655 pfit_w = (pfit_size >> 16) & 0xFFFF;
1656 pfit_h = pfit_size & 0xFFFF;
1657 if (pipe_w < pfit_w)
1658 pipe_w = pfit_w;
1659 if (pipe_h < pfit_h)
1660 pipe_h = pfit_h;
1661
15126882
MR		 1662 if (WARN_ON(!pfit_w || !pfit_h))
1663 return pixel_rate;
1664
801bcfff
PZ		 1665 pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h,
1666 pfit_w * pfit_h);
1667 }
1668
1669 return pixel_rate;
1670}
1671
37126462 1672/* latency must be in 0.1us units. */
ac484963 1673static uint32_t ilk_wm_method1(uint32_t pixel_rate, uint8_t cpp, uint32_t latency)
801bcfff
PZ		 1674{
1675 uint64_t ret;
1676
3312ba65
VS		 1677 if (WARN(latency == 0, "Latency value missing\n"))
1678 return UINT_MAX;
1679
ac484963 1680 ret = (uint64_t) pixel_rate * cpp * latency;
801bcfff
PZ		 1681 ret = DIV_ROUND_UP_ULL(ret, 64 * 10000) + 2;
1682
1683 return ret;
1684}
1685
37126462 1686/* latency must be in 0.1us units. */
23297044 1687static uint32_t ilk_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
ac484963 1688 uint32_t horiz_pixels, uint8_t cpp,
801bcfff
PZ		 1689 uint32_t latency)
1690{
1691 uint32_t ret;
1692
3312ba65
VS		 1693 if (WARN(latency == 0, "Latency value missing\n"))
1694 return UINT_MAX;
15126882
MR		 1695 if (WARN_ON(!pipe_htotal))
1696 return UINT_MAX;
3312ba65 1697
801bcfff 1698 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 1699 ret = (ret + 1) * horiz_pixels * cpp;
801bcfff
PZ		 1700 ret = DIV_ROUND_UP(ret, 64) + 2;
1701 return ret;
1702}
1703
23297044 1704static uint32_t ilk_wm_fbc(uint32_t pri_val, uint32_t horiz_pixels,
ac484963 1705 uint8_t cpp)
cca32e9a 1706{
15126882
MR		 1707 /*
1708 * Neither of these should be possible since this function shouldn't be
1709 * called if the CRTC is off or the plane is invisible. But let's be
1710 * extra paranoid to avoid a potential divide-by-zero if we screw up
1711 * elsewhere in the driver.
1712 */
ac484963 1713 if (WARN_ON(!cpp))
15126882
MR		 1714 return 0;
1715 if (WARN_ON(!horiz_pixels))
1716 return 0;
1717
ac484963 1718 return DIV_ROUND_UP(pri_val * 64, horiz_pixels * cpp) + 2;
cca32e9a
PZ		 1719}
1720
820c1980 1721struct ilk_wm_maximums {
cca32e9a
PZ		 1722 uint16_t pri;
1723 uint16_t spr;
1724 uint16_t cur;
1725 uint16_t fbc;
1726};
1727
37126462
VS		 1728/*
1729 * For both WM_PIPE and WM_LP.
1730 * mem_value must be in 0.1us units.
1731 */
7221fc33 1732static uint32_t ilk_compute_pri_wm(const struct intel_crtc_state *cstate,
43d59eda 1733 const struct intel_plane_state *pstate,
cca32e9a
PZ		 1734 uint32_t mem_value,
1735 bool is_lp)
801bcfff 1736{
ac484963
VS		 1737 int cpp = pstate->base.fb ?
1738 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
cca32e9a
PZ		 1739 uint32_t method1, method2;
1740
7221fc33 1741 if (!cstate->base.active || !pstate->visible)
801bcfff
PZ		 1742 return 0;
1743
ac484963 1744 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
cca32e9a
PZ		 1745
1746 if (!is_lp)
1747 return method1;
1748
7221fc33
MR		 1749 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1750 cstate->base.adjusted_mode.crtc_htotal,
43d59eda 1751 drm_rect_width(&pstate->dst),
ac484963 1752 cpp, mem_value);
cca32e9a
PZ		 1753
1754 return min(method1, method2);
801bcfff
PZ		 1755}
1756
37126462
VS		 1757/*
1758 * For both WM_PIPE and WM_LP.
1759 * mem_value must be in 0.1us units.
1760 */
7221fc33 1761static uint32_t ilk_compute_spr_wm(const struct intel_crtc_state *cstate,
43d59eda 1762 const struct intel_plane_state *pstate,
801bcfff
PZ		 1763 uint32_t mem_value)
1764{
ac484963
VS		 1765 int cpp = pstate->base.fb ?
1766 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
801bcfff
PZ		 1767 uint32_t method1, method2;
1768
7221fc33 1769 if (!cstate->base.active || !pstate->visible)
801bcfff
PZ		 1770 return 0;
1771
ac484963 1772 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
7221fc33
MR		 1773 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1774 cstate->base.adjusted_mode.crtc_htotal,
43d59eda 1775 drm_rect_width(&pstate->dst),
ac484963 1776 cpp, mem_value);
801bcfff
PZ		 1777 return min(method1, method2);
1778}
1779
37126462
VS		 1780/*
1781 * For both WM_PIPE and WM_LP.
1782 * mem_value must be in 0.1us units.
1783 */
7221fc33 1784static uint32_t ilk_compute_cur_wm(const struct intel_crtc_state *cstate,
43d59eda 1785 const struct intel_plane_state *pstate,
801bcfff
PZ		 1786 uint32_t mem_value)
1787{
b2435692
MR		 1788 /*
1789 * We treat the cursor plane as always-on for the purposes of watermark
1790 * calculation. Until we have two-stage watermark programming merged,
1791 * this is necessary to avoid flickering.
1792 */
1793 int cpp = 4;
1794 int width = pstate->visible ? pstate->base.crtc_w : 64;
43d59eda 1795
b2435692 1796 if (!cstate->base.active)
801bcfff
PZ		 1797 return 0;
1798
7221fc33
MR		 1799 return ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1800 cstate->base.adjusted_mode.crtc_htotal,
b2435692 1801 width, cpp, mem_value);
801bcfff
PZ		 1802}
1803
cca32e9a 1804/* Only for WM_LP. */
7221fc33 1805static uint32_t ilk_compute_fbc_wm(const struct intel_crtc_state *cstate,
43d59eda 1806 const struct intel_plane_state *pstate,
1fda9882 1807 uint32_t pri_val)
cca32e9a 1808{
ac484963
VS		 1809 int cpp = pstate->base.fb ?
1810 drm_format_plane_cpp(pstate->base.fb->pixel_format, 0) : 0;
43d59eda 1811
7221fc33 1812 if (!cstate->base.active || !pstate->visible)
cca32e9a
PZ		 1813 return 0;
1814
ac484963 1815 return ilk_wm_fbc(pri_val, drm_rect_width(&pstate->dst), cpp);
cca32e9a
PZ		 1816}
1817
158ae64f
VS		 1818static unsigned int ilk_display_fifo_size(const struct drm_device *dev)
1819{
416f4727
VS		 1820 if (INTEL_INFO(dev)->gen >= 8)
1821 return 3072;
1822 else if (INTEL_INFO(dev)->gen >= 7)
158ae64f
VS		 1823 return 768;
1824 else
1825 return 512;
1826}
1827
4e975081
VS		 1828static unsigned int ilk_plane_wm_reg_max(const struct drm_device *dev,
1829 int level, bool is_sprite)
1830{
1831 if (INTEL_INFO(dev)->gen >= 8)
1832 /* BDW primary/sprite plane watermarks */
1833 return level == 0 ? 255 : 2047;
1834 else if (INTEL_INFO(dev)->gen >= 7)
1835 /* IVB/HSW primary/sprite plane watermarks */
1836 return level == 0 ? 127 : 1023;
1837 else if (!is_sprite)
1838 /* ILK/SNB primary plane watermarks */
1839 return level == 0 ? 127 : 511;
1840 else
1841 /* ILK/SNB sprite plane watermarks */
1842 return level == 0 ? 63 : 255;
1843}
1844
1845static unsigned int ilk_cursor_wm_reg_max(const struct drm_device *dev,
1846 int level)
1847{
1848 if (INTEL_INFO(dev)->gen >= 7)
1849 return level == 0 ? 63 : 255;
1850 else
1851 return level == 0 ? 31 : 63;
1852}
1853
1854static unsigned int ilk_fbc_wm_reg_max(const struct drm_device *dev)
1855{
1856 if (INTEL_INFO(dev)->gen >= 8)
1857 return 31;
1858 else
1859 return 15;
1860}
1861
158ae64f
VS		 1862/* Calculate the maximum primary/sprite plane watermark */
1863static unsigned int ilk_plane_wm_max(const struct drm_device *dev,
1864 int level,
240264f4 1865 const struct intel_wm_config *config,
158ae64f
VS		 1866 enum intel_ddb_partitioning ddb_partitioning,
1867 bool is_sprite)
1868{
1869 unsigned int fifo_size = ilk_display_fifo_size(dev);
158ae64f
VS		 1870
1871 /* if sprites aren't enabled, sprites get nothing */
240264f4 1872 if (is_sprite && !config->sprites_enabled)
158ae64f
VS		 1873 return 0;
1874
1875 /* HSW allows LP1+ watermarks even with multiple pipes */
240264f4 1876 if (level == 0 || config->num_pipes_active > 1) {
158ae64f
VS		 1877 fifo_size /= INTEL_INFO(dev)->num_pipes;
1878
1879 /*
1880 * For some reason the non self refresh
1881 * FIFO size is only half of the self
1882 * refresh FIFO size on ILK/SNB.
1883 */
1884 if (INTEL_INFO(dev)->gen <= 6)
1885 fifo_size /= 2;
1886 }
1887
240264f4 1888 if (config->sprites_enabled) {
158ae64f
VS		 1889 /* level 0 is always calculated with 1:1 split */
1890 if (level > 0 && ddb_partitioning == INTEL_DDB_PART_5_6) {
1891 if (is_sprite)
1892 fifo_size *= 5;
1893 fifo_size /= 6;
1894 } else {
1895 fifo_size /= 2;
1896 }
1897 }
1898
1899 /* clamp to max that the registers can hold */
4e975081 1900 return min(fifo_size, ilk_plane_wm_reg_max(dev, level, is_sprite));
158ae64f
VS		 1901}
1902
1903/* Calculate the maximum cursor plane watermark */
1904static unsigned int ilk_cursor_wm_max(const struct drm_device *dev,
240264f4
VS		 1905 int level,
1906 const struct intel_wm_config *config)
158ae64f
VS		 1907{
1908 /* HSW LP1+ watermarks w/ multiple pipes */
240264f4 1909 if (level > 0 && config->num_pipes_active > 1)
158ae64f
VS		 1910 return 64;
1911
1912 /* otherwise just report max that registers can hold */
4e975081 1913 return ilk_cursor_wm_reg_max(dev, level);
158ae64f
VS		 1914}
1915
d34ff9c6 1916static void ilk_compute_wm_maximums(const struct drm_device *dev,
34982fe1
VS		 1917 int level,
1918 const struct intel_wm_config *config,
1919 enum intel_ddb_partitioning ddb_partitioning,
820c1980 1920 struct ilk_wm_maximums *max)
158ae64f 1921{
240264f4
VS		 1922 max->pri = ilk_plane_wm_max(dev, level, config, ddb_partitioning, false);
1923 max->spr = ilk_plane_wm_max(dev, level, config, ddb_partitioning, true);
1924 max->cur = ilk_cursor_wm_max(dev, level, config);
4e975081 1925 max->fbc = ilk_fbc_wm_reg_max(dev);
158ae64f
VS		 1926}
1927
a3cb4048
VS		 1928static void ilk_compute_wm_reg_maximums(struct drm_device *dev,
1929 int level,
1930 struct ilk_wm_maximums *max)
1931{
1932 max->pri = ilk_plane_wm_reg_max(dev, level, false);
1933 max->spr = ilk_plane_wm_reg_max(dev, level, true);
1934 max->cur = ilk_cursor_wm_reg_max(dev, level);
1935 max->fbc = ilk_fbc_wm_reg_max(dev);
1936}
1937
d9395655 1938static bool ilk_validate_wm_level(int level,
820c1980 1939 const struct ilk_wm_maximums *max,
d9395655 1940 struct intel_wm_level *result)
a9786a11
VS		 1941{
1942 bool ret;
1943
1944 /* already determined to be invalid? */
1945 if (!result->enable)
1946 return false;
1947
1948 result->enable = result->pri_val <= max->pri &&
1949 result->spr_val <= max->spr &&
1950 result->cur_val <= max->cur;
1951
1952 ret = result->enable;
1953
1954 /*
1955 * HACK until we can pre-compute everything,
1956 * and thus fail gracefully if LP0 watermarks
1957 * are exceeded...
1958 */
1959 if (level == 0 && !result->enable) {
1960 if (result->pri_val > max->pri)
1961 DRM_DEBUG_KMS("Primary WM%d too large %u (max %u)\n",
1962 level, result->pri_val, max->pri);
1963 if (result->spr_val > max->spr)
1964 DRM_DEBUG_KMS("Sprite WM%d too large %u (max %u)\n",
1965 level, result->spr_val, max->spr);
1966 if (result->cur_val > max->cur)
1967 DRM_DEBUG_KMS("Cursor WM%d too large %u (max %u)\n",
1968 level, result->cur_val, max->cur);
1969
1970 result->pri_val = min_t(uint32_t, result->pri_val, max->pri);
1971 result->spr_val = min_t(uint32_t, result->spr_val, max->spr);
1972 result->cur_val = min_t(uint32_t, result->cur_val, max->cur);
1973 result->enable = true;
1974 }
1975
a9786a11
VS		 1976 return ret;
1977}
1978
d34ff9c6 1979static void ilk_compute_wm_level(const struct drm_i915_private *dev_priv,
43d59eda 1980 const struct intel_crtc *intel_crtc,
6f5ddd17 1981 int level,
7221fc33 1982 struct intel_crtc_state *cstate,
86c8bbbe
MR		 1983 struct intel_plane_state *pristate,
1984 struct intel_plane_state *sprstate,
1985 struct intel_plane_state *curstate,
1fd527cc 1986 struct intel_wm_level *result)
6f5ddd17
VS		 1987{
1988 uint16_t pri_latency = dev_priv->wm.pri_latency[level];
1989 uint16_t spr_latency = dev_priv->wm.spr_latency[level];
1990 uint16_t cur_latency = dev_priv->wm.cur_latency[level];
1991
1992 /* WM1+ latency values stored in 0.5us units */
1993 if (level > 0) {
1994 pri_latency *= 5;
1995 spr_latency *= 5;
1996 cur_latency *= 5;
1997 }
1998
e3bddded
ML		 1999 if (pristate) {
2000 result->pri_val = ilk_compute_pri_wm(cstate, pristate,
2001 pri_latency, level);
2002 result->fbc_val = ilk_compute_fbc_wm(cstate, pristate, result->pri_val);
2003 }
2004
2005 if (sprstate)
2006 result->spr_val = ilk_compute_spr_wm(cstate, sprstate, spr_latency);
2007
2008 if (curstate)
2009 result->cur_val = ilk_compute_cur_wm(cstate, curstate, cur_latency);
2010
6f5ddd17
VS		 2011 result->enable = true;
2012}
2013
801bcfff 2014static uint32_t
532f7a7f 2015hsw_compute_linetime_wm(const struct intel_crtc_state *cstate)
1f8eeabf 2016{
532f7a7f
VS		 2017 const struct intel_atomic_state *intel_state =
2018 to_intel_atomic_state(cstate->base.state);
ee91a159
MR		 2019 const struct drm_display_mode *adjusted_mode =
2020 &cstate->base.adjusted_mode;
85a02deb 2021 u32 linetime, ips_linetime;
1f8eeabf 2022
ee91a159
MR		 2023 if (!cstate->base.active)
2024 return 0;
2025 if (WARN_ON(adjusted_mode->crtc_clock == 0))
2026 return 0;
532f7a7f 2027 if (WARN_ON(intel_state->cdclk == 0))
801bcfff 2028 return 0;
1011d8c4 2029
1f8eeabf
ED		 2030 /* The WM are computed with base on how long it takes to fill a single
2031 * row at the given clock rate, multiplied by 8.
2032 * */
124abe07
VS		 2033 linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
2034 adjusted_mode->crtc_clock);
2035 ips_linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
532f7a7f 2036 intel_state->cdclk);
1f8eeabf 2037
801bcfff
PZ		 2038 return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |
2039 PIPE_WM_LINETIME_TIME(linetime);
1f8eeabf
ED		 2040}
2041
2af30a5c 2042static void intel_read_wm_latency(struct drm_device *dev, uint16_t wm[8])
12b134df
VS		 2043{
2044 struct drm_i915_private *dev_priv = dev->dev_private;
2045
2af30a5c
PB		 2046 if (IS_GEN9(dev)) {
2047 uint32_t val;
4f947386 2048 int ret, i;
367294be 2049 int level, max_level = ilk_wm_max_level(dev);
2af30a5c
PB		 2050
2051 /* read the first set of memory latencies[0:3] */
2052 val = 0; /* data0 to be programmed to 0 for first set */
2053 mutex_lock(&dev_priv->rps.hw_lock);
2054 ret = sandybridge_pcode_read(dev_priv,
2055 GEN9_PCODE_READ_MEM_LATENCY,
2056 &val);
2057 mutex_unlock(&dev_priv->rps.hw_lock);
2058
2059 if (ret) {
2060 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2061 return;
2062 }
2063
2064 wm[0] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2065 wm[1] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2066 GEN9_MEM_LATENCY_LEVEL_MASK;
2067 wm[2] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2068 GEN9_MEM_LATENCY_LEVEL_MASK;
2069 wm[3] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2070 GEN9_MEM_LATENCY_LEVEL_MASK;
2071
2072 /* read the second set of memory latencies[4:7] */
2073 val = 1; /* data0 to be programmed to 1 for second set */
2074 mutex_lock(&dev_priv->rps.hw_lock);
2075 ret = sandybridge_pcode_read(dev_priv,
2076 GEN9_PCODE_READ_MEM_LATENCY,
2077 &val);
2078 mutex_unlock(&dev_priv->rps.hw_lock);
2079 if (ret) {
2080 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2081 return;
2082 }
2083
2084 wm[4] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2085 wm[5] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2086 GEN9_MEM_LATENCY_LEVEL_MASK;
2087 wm[6] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2088 GEN9_MEM_LATENCY_LEVEL_MASK;
2089 wm[7] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2090 GEN9_MEM_LATENCY_LEVEL_MASK;
2091
367294be 2092 /*
6f97235b
DL		 2093 * WaWmMemoryReadLatency:skl
2094 *
367294be
VK		 2095 * punit doesn't take into account the read latency so we need
2096 * to add 2us to the various latency levels we retrieve from
2097 * the punit.
2098 * - W0 is a bit special in that it's the only level that
2099 * can't be disabled if we want to have display working, so
2100 * we always add 2us there.
2101 * - For levels >=1, punit returns 0us latency when they are
2102 * disabled, so we respect that and don't add 2us then
4f947386
VK		 2103 *
2104 * Additionally, if a level n (n > 1) has a 0us latency, all
2105 * levels m (m >= n) need to be disabled. We make sure to
2106 * sanitize the values out of the punit to satisfy this
2107 * requirement.
367294be
VK		 2108 */
2109 wm[0] += 2;
2110 for (level = 1; level <= max_level; level++)
2111 if (wm[level] != 0)
2112 wm[level] += 2;
4f947386
VK		 2113 else {
2114 for (i = level + 1; i <= max_level; i++)
2115 wm[i] = 0;
367294be 2116
4f947386
VK		 2117 break;
2118 }
2af30a5c 2119 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
12b134df
VS		 2120 uint64_t sskpd = I915_READ64(MCH_SSKPD);
2121
2122 wm[0] = (sskpd >> 56) & 0xFF;
2123 if (wm[0] == 0)
2124 wm[0] = sskpd & 0xF;
e5d5019e
VS		 2125 wm[1] = (sskpd >> 4) & 0xFF;
2126 wm[2] = (sskpd >> 12) & 0xFF;
2127 wm[3] = (sskpd >> 20) & 0x1FF;
2128 wm[4] = (sskpd >> 32) & 0x1FF;
63cf9a13
VS		 2129 } else if (INTEL_INFO(dev)->gen >= 6) {
2130 uint32_t sskpd = I915_READ(MCH_SSKPD);
2131
2132 wm[0] = (sskpd >> SSKPD_WM0_SHIFT) & SSKPD_WM_MASK;
2133 wm[1] = (sskpd >> SSKPD_WM1_SHIFT) & SSKPD_WM_MASK;
2134 wm[2] = (sskpd >> SSKPD_WM2_SHIFT) & SSKPD_WM_MASK;
2135 wm[3] = (sskpd >> SSKPD_WM3_SHIFT) & SSKPD_WM_MASK;
3a88d0ac
VS		 2136 } else if (INTEL_INFO(dev)->gen >= 5) {
2137 uint32_t mltr = I915_READ(MLTR_ILK);
2138
2139 /* ILK primary LP0 latency is 700 ns */
2140 wm[0] = 7;
2141 wm[1] = (mltr >> MLTR_WM1_SHIFT) & ILK_SRLT_MASK;
2142 wm[2] = (mltr >> MLTR_WM2_SHIFT) & ILK_SRLT_MASK;
12b134df
VS		 2143 }
2144}
2145
53615a5e
VS		 2146static void intel_fixup_spr_wm_latency(struct drm_device *dev, uint16_t wm[5])
2147{
2148 /* ILK sprite LP0 latency is 1300 ns */
7e22dbbb 2149 if (IS_GEN5(dev))
53615a5e
VS		 2150 wm[0] = 13;
2151}
2152
2153static void intel_fixup_cur_wm_latency(struct drm_device *dev, uint16_t wm[5])
2154{
2155 /* ILK cursor LP0 latency is 1300 ns */
7e22dbbb 2156 if (IS_GEN5(dev))
53615a5e
VS		 2157 wm[0] = 13;
2158
2159 /* WaDoubleCursorLP3Latency:ivb */
2160 if (IS_IVYBRIDGE(dev))
2161 wm[3] *= 2;
2162}
2163
546c81fd 2164int ilk_wm_max_level(const struct drm_device *dev)
26ec971e 2165{
26ec971e 2166 /* how many WM levels are we expecting */
b6e742f6 2167 if (INTEL_INFO(dev)->gen >= 9)
2af30a5c
PB		 2168 return 7;
2169 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ad0d6dc4 2170 return 4;
26ec971e 2171 else if (INTEL_INFO(dev)->gen >= 6)
ad0d6dc4 2172 return 3;
26ec971e 2173 else
ad0d6dc4
VS		 2174 return 2;
2175}
7526ed79 2176
ad0d6dc4
VS		 2177static void intel_print_wm_latency(struct drm_device *dev,
2178 const char *name,
2af30a5c 2179 const uint16_t wm[8])
ad0d6dc4
VS		 2180{
2181 int level, max_level = ilk_wm_max_level(dev);
26ec971e
VS		 2182
2183 for (level = 0; level <= max_level; level++) {
2184 unsigned int latency = wm[level];
2185
2186 if (latency == 0) {
2187 DRM_ERROR("%s WM%d latency not provided\n",
2188 name, level);
2189 continue;
2190 }
2191
2af30a5c
PB		 2192 /*
2193 * - latencies are in us on gen9.
2194 * - before then, WM1+ latency values are in 0.5us units
2195 */
2196 if (IS_GEN9(dev))
2197 latency *= 10;
2198 else if (level > 0)
26ec971e
VS		 2199 latency *= 5;
2200
2201 DRM_DEBUG_KMS("%s WM%d latency %u (%u.%u usec)\n",
2202 name, level, wm[level],
2203 latency / 10, latency % 10);
2204 }
2205}
2206
e95a2f75
VS		 2207static bool ilk_increase_wm_latency(struct drm_i915_private *dev_priv,
2208 uint16_t wm[5], uint16_t min)
2209{
2210 int level, max_level = ilk_wm_max_level(dev_priv->dev);
2211
2212 if (wm[0] >= min)
2213 return false;
2214
2215 wm[0] = max(wm[0], min);
2216 for (level = 1; level <= max_level; level++)
2217 wm[level] = max_t(uint16_t, wm[level], DIV_ROUND_UP(min, 5));
2218
2219 return true;
2220}
2221
2222static void snb_wm_latency_quirk(struct drm_device *dev)
2223{
2224 struct drm_i915_private *dev_priv = dev->dev_private;
2225 bool changed;
2226
2227 /*
2228 * The BIOS provided WM memory latency values are often
2229 * inadequate for high resolution displays. Adjust them.
2230 */
2231 changed = ilk_increase_wm_latency(dev_priv, dev_priv->wm.pri_latency, 12) |
2232 ilk_increase_wm_latency(dev_priv, dev_priv->wm.spr_latency, 12) |
2233 ilk_increase_wm_latency(dev_priv, dev_priv->wm.cur_latency, 12);
2234
2235 if (!changed)
2236 return;
2237
2238 DRM_DEBUG_KMS("WM latency values increased to avoid potential underruns\n");
2239 intel_print_wm_latency(dev, "Primary", dev_priv->wm.pri_latency);
2240 intel_print_wm_latency(dev, "Sprite", dev_priv->wm.spr_latency);
2241 intel_print_wm_latency(dev, "Cursor", dev_priv->wm.cur_latency);
2242}
2243
fa50ad61 2244static void ilk_setup_wm_latency(struct drm_device *dev)
53615a5e
VS		 2245{
2246 struct drm_i915_private *dev_priv = dev->dev_private;
2247
2248 intel_read_wm_latency(dev, dev_priv->wm.pri_latency);
2249
2250 memcpy(dev_priv->wm.spr_latency, dev_priv->wm.pri_latency,
2251 sizeof(dev_priv->wm.pri_latency));
2252 memcpy(dev_priv->wm.cur_latency, dev_priv->wm.pri_latency,
2253 sizeof(dev_priv->wm.pri_latency));
2254
2255 intel_fixup_spr_wm_latency(dev, dev_priv->wm.spr_latency);
2256 intel_fixup_cur_wm_latency(dev, dev_priv->wm.cur_latency);
26ec971e
VS		 2257
2258 intel_print_wm_latency(dev, "Primary", dev_priv->wm.pri_latency);
2259 intel_print_wm_latency(dev, "Sprite", dev_priv->wm.spr_latency);
2260 intel_print_wm_latency(dev, "Cursor", dev_priv->wm.cur_latency);
e95a2f75
VS		 2261
2262 if (IS_GEN6(dev))
2263 snb_wm_latency_quirk(dev);
53615a5e
VS		 2264}
2265
2af30a5c
PB		 2266static void skl_setup_wm_latency(struct drm_device *dev)
2267{
2268 struct drm_i915_private *dev_priv = dev->dev_private;
2269
2270 intel_read_wm_latency(dev, dev_priv->wm.skl_latency);
2271 intel_print_wm_latency(dev, "Gen9 Plane", dev_priv->wm.skl_latency);
2272}
2273
ed4a6a7c
MR		 2274static bool ilk_validate_pipe_wm(struct drm_device *dev,
2275 struct intel_pipe_wm *pipe_wm)
2276{
2277 /* LP0 watermark maximums depend on this pipe alone */
2278 const struct intel_wm_config config = {
2279 .num_pipes_active = 1,
2280 .sprites_enabled = pipe_wm->sprites_enabled,
2281 .sprites_scaled = pipe_wm->sprites_scaled,
2282 };
2283 struct ilk_wm_maximums max;
2284
2285 /* LP0 watermarks always use 1/2 DDB partitioning */
2286 ilk_compute_wm_maximums(dev, 0, &config, INTEL_DDB_PART_1_2, &max);
2287
2288 /* At least LP0 must be valid */
2289 if (!ilk_validate_wm_level(0, &max, &pipe_wm->wm[0])) {
2290 DRM_DEBUG_KMS("LP0 watermark invalid\n");
2291 return false;
2292 }
2293
2294 return true;
2295}
2296
0b2ae6d7 2297/* Compute new watermarks for the pipe */
e3bddded 2298static int ilk_compute_pipe_wm(struct intel_crtc_state *cstate)
0b2ae6d7 2299{
e3bddded
ML		 2300 struct drm_atomic_state *state = cstate->base.state;
2301 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
86c8bbbe 2302 struct intel_pipe_wm *pipe_wm;
e3bddded 2303 struct drm_device *dev = state->dev;
d34ff9c6 2304 const struct drm_i915_private *dev_priv = dev->dev_private;
43d59eda 2305 struct intel_plane *intel_plane;
86c8bbbe 2306 struct intel_plane_state *pristate = NULL;
43d59eda 2307 struct intel_plane_state *sprstate = NULL;
86c8bbbe 2308 struct intel_plane_state *curstate = NULL;
d81f04c5 2309 int level, max_level = ilk_wm_max_level(dev), usable_level;
820c1980 2310 struct ilk_wm_maximums max;
0b2ae6d7 2311
e8f1f02e 2312 pipe_wm = &cstate->wm.ilk.optimal;
86c8bbbe 2313
43d59eda 2314 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
e3bddded
ML		 2315 struct intel_plane_state *ps;
2316
2317 ps = intel_atomic_get_existing_plane_state(state,
2318 intel_plane);
2319 if (!ps)
2320 continue;
86c8bbbe
MR		 2321
2322 if (intel_plane->base.type == DRM_PLANE_TYPE_PRIMARY)
e3bddded 2323 pristate = ps;
86c8bbbe 2324 else if (intel_plane->base.type == DRM_PLANE_TYPE_OVERLAY)
e3bddded 2325 sprstate = ps;
86c8bbbe 2326 else if (intel_plane->base.type == DRM_PLANE_TYPE_CURSOR)
e3bddded 2327 curstate = ps;
43d59eda
MR		 2328 }
2329
ed4a6a7c 2330 pipe_wm->pipe_enabled = cstate->base.active;
e3bddded
ML		 2331 if (sprstate) {
2332 pipe_wm->sprites_enabled = sprstate->visible;
2333 pipe_wm->sprites_scaled = sprstate->visible &&
2334 (drm_rect_width(&sprstate->dst) != drm_rect_width(&sprstate->src) >> 16 ||
2335 drm_rect_height(&sprstate->dst) != drm_rect_height(&sprstate->src) >> 16);
2336 }
2337
d81f04c5
ML		 2338 usable_level = max_level;
2339
7b39a0b7 2340 /* ILK/SNB: LP2+ watermarks only w/o sprites */
e3bddded 2341 if (INTEL_INFO(dev)->gen <= 6 && pipe_wm->sprites_enabled)
d81f04c5 2342 usable_level = 1;
7b39a0b7
VS		 2343
2344 /* ILK/SNB/IVB: LP1+ watermarks only w/o scaling */
ed4a6a7c 2345 if (pipe_wm->sprites_scaled)
d81f04c5 2346 usable_level = 0;
7b39a0b7 2347
86c8bbbe 2348 ilk_compute_wm_level(dev_priv, intel_crtc, 0, cstate,
71f0a626
ML		 2349 pristate, sprstate, curstate, &pipe_wm->raw_wm[0]);
2350
2351 memset(&pipe_wm->wm, 0, sizeof(pipe_wm->wm));
2352 pipe_wm->wm[0] = pipe_wm->raw_wm[0];
0b2ae6d7 2353
a42a5719 2354 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
532f7a7f 2355 pipe_wm->linetime = hsw_compute_linetime_wm(cstate);
0b2ae6d7 2356
ed4a6a7c 2357 if (!ilk_validate_pipe_wm(dev, pipe_wm))
1a426d61 2358 return -EINVAL;
a3cb4048
VS		 2359
2360 ilk_compute_wm_reg_maximums(dev, 1, &max);
2361
2362 for (level = 1; level <= max_level; level++) {
71f0a626 2363 struct intel_wm_level *wm = &pipe_wm->raw_wm[level];
a3cb4048 2364
86c8bbbe 2365 ilk_compute_wm_level(dev_priv, intel_crtc, level, cstate,
d81f04c5 2366 pristate, sprstate, curstate, wm);
a3cb4048
VS		 2367
2368 /*
2369 * Disable any watermark level that exceeds the
2370 * register maximums since such watermarks are
2371 * always invalid.
2372 */
71f0a626
ML		 2373 if (level > usable_level)
2374 continue;
2375
2376 if (ilk_validate_wm_level(level, &max, wm))
2377 pipe_wm->wm[level] = *wm;
2378 else
d81f04c5 2379 usable_level = level;
a3cb4048
VS		 2380 }
2381
86c8bbbe 2382 return 0;
0b2ae6d7
VS		 2383}
2384
ed4a6a7c
MR		 2385/*
2386 * Build a set of 'intermediate' watermark values that satisfy both the old
2387 * state and the new state. These can be programmed to the hardware
2388 * immediately.
2389 */
2390static int ilk_compute_intermediate_wm(struct drm_device *dev,
2391 struct intel_crtc *intel_crtc,
2392 struct intel_crtc_state *newstate)
2393{
e8f1f02e 2394 struct intel_pipe_wm *a = &newstate->wm.ilk.intermediate;
ed4a6a7c
MR		 2395 struct intel_pipe_wm *b = &intel_crtc->wm.active.ilk;
2396 int level, max_level = ilk_wm_max_level(dev);
2397
2398 /*
2399 * Start with the final, target watermarks, then combine with the
2400 * currently active watermarks to get values that are safe both before
2401 * and after the vblank.
2402 */
e8f1f02e 2403 *a = newstate->wm.ilk.optimal;
ed4a6a7c
MR		 2404 a->pipe_enabled |= b->pipe_enabled;
2405 a->sprites_enabled |= b->sprites_enabled;
2406 a->sprites_scaled |= b->sprites_scaled;
2407
2408 for (level = 0; level <= max_level; level++) {
2409 struct intel_wm_level *a_wm = &a->wm[level];
2410 const struct intel_wm_level *b_wm = &b->wm[level];
2411
2412 a_wm->enable &= b_wm->enable;
2413 a_wm->pri_val = max(a_wm->pri_val, b_wm->pri_val);
2414 a_wm->spr_val = max(a_wm->spr_val, b_wm->spr_val);
2415 a_wm->cur_val = max(a_wm->cur_val, b_wm->cur_val);
2416 a_wm->fbc_val = max(a_wm->fbc_val, b_wm->fbc_val);
2417 }
2418
2419 /*
2420 * We need to make sure that these merged watermark values are
2421 * actually a valid configuration themselves. If they're not,
2422 * there's no safe way to transition from the old state to
2423 * the new state, so we need to fail the atomic transaction.
2424 */
2425 if (!ilk_validate_pipe_wm(dev, a))
2426 return -EINVAL;
2427
2428 /*
2429 * If our intermediate WM are identical to the final WM, then we can
2430 * omit the post-vblank programming; only update if it's different.
2431 */
e8f1f02e 2432 if (memcmp(a, &newstate->wm.ilk.optimal, sizeof(*a)) == 0)
ed4a6a7c
MR		 2433 newstate->wm.need_postvbl_update = false;
2434
2435 return 0;
2436}
2437
0b2ae6d7
VS		 2438/*
2439 * Merge the watermarks from all active pipes for a specific level.
2440 */
2441static void ilk_merge_wm_level(struct drm_device *dev,
2442 int level,
2443 struct intel_wm_level *ret_wm)
2444{
2445 const struct intel_crtc *intel_crtc;
2446
d52fea5b
VS		 2447 ret_wm->enable = true;
2448
d3fcc808 2449 for_each_intel_crtc(dev, intel_crtc) {
ed4a6a7c 2450 const struct intel_pipe_wm *active = &intel_crtc->wm.active.ilk;
fe392efd
VS		 2451 const struct intel_wm_level *wm = &active->wm[level];
2452
2453 if (!active->pipe_enabled)
2454 continue;
0b2ae6d7 2455
d52fea5b
VS		 2456 /*
2457 * The watermark values may have been used in the past,
2458 * so we must maintain them in the registers for some
2459 * time even if the level is now disabled.
2460 */
0b2ae6d7 2461 if (!wm->enable)
d52fea5b 2462 ret_wm->enable = false;
0b2ae6d7
VS		 2463
2464 ret_wm->pri_val = max(ret_wm->pri_val, wm->pri_val);
2465 ret_wm->spr_val = max(ret_wm->spr_val, wm->spr_val);
2466 ret_wm->cur_val = max(ret_wm->cur_val, wm->cur_val);
2467 ret_wm->fbc_val = max(ret_wm->fbc_val, wm->fbc_val);
2468 }
0b2ae6d7
VS		 2469}
2470
2471/*
2472 * Merge all low power watermarks for all active pipes.
2473 */
2474static void ilk_wm_merge(struct drm_device *dev,
0ba22e26 2475 const struct intel_wm_config *config,
820c1980 2476 const struct ilk_wm_maximums *max,
0b2ae6d7
VS		 2477 struct intel_pipe_wm *merged)
2478{
7733b49b 2479 struct drm_i915_private *dev_priv = dev->dev_private;
0b2ae6d7 2480 int level, max_level = ilk_wm_max_level(dev);
d52fea5b 2481 int last_enabled_level = max_level;
0b2ae6d7 2482
0ba22e26
VS		 2483 /* ILK/SNB/IVB: LP1+ watermarks only w/ single pipe */
2484 if ((INTEL_INFO(dev)->gen <= 6 || IS_IVYBRIDGE(dev)) &&
2485 config->num_pipes_active > 1)
1204d5ba 2486 last_enabled_level = 0;
0ba22e26 2487
6c8b6c28
VS		 2488 /* ILK: FBC WM must be disabled always */
2489 merged->fbc_wm_enabled = INTEL_INFO(dev)->gen >= 6;
0b2ae6d7
VS		 2490
2491 /* merge each WM1+ level */
2492 for (level = 1; level <= max_level; level++) {
2493 struct intel_wm_level *wm = &merged->wm[level];
2494
2495 ilk_merge_wm_level(dev, level, wm);
2496
d52fea5b
VS		 2497 if (level > last_enabled_level)
2498 wm->enable = false;
2499 else if (!ilk_validate_wm_level(level, max, wm))
2500 /* make sure all following levels get disabled */
2501 last_enabled_level = level - 1;
0b2ae6d7
VS		 2502
2503 /*
2504 * The spec says it is preferred to disable
2505 * FBC WMs instead of disabling a WM level.
2506 */
2507 if (wm->fbc_val > max->fbc) {
d52fea5b
VS		 2508 if (wm->enable)
2509 merged->fbc_wm_enabled = false;
0b2ae6d7
VS		 2510 wm->fbc_val = 0;
2511 }
2512 }
6c8b6c28
VS		 2513
2514 /* ILK: LP2+ must be disabled when FBC WM is disabled but FBC enabled */
2515 /*
2516 * FIXME this is racy. FBC might get enabled later.
2517 * What we should check here is whether FBC can be
2518 * enabled sometime later.
2519 */
7733b49b 2520 if (IS_GEN5(dev) && !merged->fbc_wm_enabled &&
0e631adc 2521 intel_fbc_is_active(dev_priv)) {
6c8b6c28
VS		 2522 for (level = 2; level <= max_level; level++) {
2523 struct intel_wm_level *wm = &merged->wm[level];
2524
2525 wm->enable = false;
2526 }
2527 }
0b2ae6d7
VS		 2528}
2529
b380ca3c
VS		 2530static int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm *pipe_wm)
2531{
2532 /* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */
2533 return wm_lp + (wm_lp >= 2 && pipe_wm->wm[4].enable);
2534}
2535
a68d68ee
VS		 2536/* The value we need to program into the WM_LPx latency field */
2537static unsigned int ilk_wm_lp_latency(struct drm_device *dev, int level)
2538{
2539 struct drm_i915_private *dev_priv = dev->dev_private;
2540
a42a5719 2541 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
a68d68ee
VS		 2542 return 2 * level;
2543 else
2544 return dev_priv->wm.pri_latency[level];
2545}
2546
820c1980 2547static void ilk_compute_wm_results(struct drm_device *dev,
0362c781 2548 const struct intel_pipe_wm *merged,
609cedef 2549 enum intel_ddb_partitioning partitioning,
820c1980 2550 struct ilk_wm_values *results)
801bcfff 2551{
0b2ae6d7
VS		 2552 struct intel_crtc *intel_crtc;
2553 int level, wm_lp;
cca32e9a 2554
0362c781 2555 results->enable_fbc_wm = merged->fbc_wm_enabled;
609cedef 2556 results->partitioning = partitioning;
cca32e9a 2557
0b2ae6d7 2558 /* LP1+ register values */
cca32e9a 2559 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
1fd527cc 2560 const struct intel_wm_level *r;
801bcfff 2561
b380ca3c 2562 level = ilk_wm_lp_to_level(wm_lp, merged);
0b2ae6d7 2563
0362c781 2564 r = &merged->wm[level];
cca32e9a 2565
d52fea5b
VS		 2566 /*
2567 * Maintain the watermark values even if the level is
2568 * disabled. Doing otherwise could cause underruns.
2569 */
2570 results->wm_lp[wm_lp - 1] =
a68d68ee 2571 (ilk_wm_lp_latency(dev, level) << WM1_LP_LATENCY_SHIFT) |
416f4727
VS		 2572 (r->pri_val << WM1_LP_SR_SHIFT) |
2573 r->cur_val;
2574
d52fea5b
VS		 2575 if (r->enable)
2576 results->wm_lp[wm_lp - 1] |= WM1_LP_SR_EN;
2577
416f4727
VS		 2578 if (INTEL_INFO(dev)->gen >= 8)
2579 results->wm_lp[wm_lp - 1] |=
2580 r->fbc_val << WM1_LP_FBC_SHIFT_BDW;
2581 else
2582 results->wm_lp[wm_lp - 1] |=
2583 r->fbc_val << WM1_LP_FBC_SHIFT;
2584
d52fea5b
VS		 2585 /*
2586 * Always set WM1S_LP_EN when spr_val != 0, even if the
2587 * level is disabled. Doing otherwise could cause underruns.
2588 */
6cef2b8a
VS		 2589 if (INTEL_INFO(dev)->gen <= 6 && r->spr_val) {
2590 WARN_ON(wm_lp != 1);
2591 results->wm_lp_spr[wm_lp - 1] = WM1S_LP_EN | r->spr_val;
2592 } else
2593 results->wm_lp_spr[wm_lp - 1] = r->spr_val;
cca32e9a 2594 }
801bcfff 2595
0b2ae6d7 2596 /* LP0 register values */
d3fcc808 2597 for_each_intel_crtc(dev, intel_crtc) {
0b2ae6d7 2598 enum pipe pipe = intel_crtc->pipe;
ed4a6a7c
MR		 2599 const struct intel_wm_level *r =
2600 &intel_crtc->wm.active.ilk.wm[0];
0b2ae6d7
VS		 2601
2602 if (WARN_ON(!r->enable))
2603 continue;
2604
ed4a6a7c 2605 results->wm_linetime[pipe] = intel_crtc->wm.active.ilk.linetime;
1011d8c4 2606
0b2ae6d7
VS		 2607 results->wm_pipe[pipe] =
2608 (r->pri_val << WM0_PIPE_PLANE_SHIFT) |
2609 (r->spr_val << WM0_PIPE_SPRITE_SHIFT) |
2610 r->cur_val;
801bcfff
PZ		 2611 }
2612}
2613
861f3389
PZ		 2614/* Find the result with the highest level enabled. Check for enable_fbc_wm in
2615 * case both are at the same level. Prefer r1 in case they're the same. */
820c1980 2616static struct intel_pipe_wm *ilk_find_best_result(struct drm_device *dev,
198a1e9b
VS		 2617 struct intel_pipe_wm *r1,
2618 struct intel_pipe_wm *r2)
861f3389 2619{
198a1e9b
VS		 2620 int level, max_level = ilk_wm_max_level(dev);
2621 int level1 = 0, level2 = 0;
861f3389 2622
198a1e9b
VS		 2623 for (level = 1; level <= max_level; level++) {
2624 if (r1->wm[level].enable)
2625 level1 = level;
2626 if (r2->wm[level].enable)
2627 level2 = level;
861f3389
PZ		 2628 }
2629
198a1e9b
VS		 2630 if (level1 == level2) {
2631 if (r2->fbc_wm_enabled && !r1->fbc_wm_enabled)
861f3389
PZ		 2632 return r2;
2633 else
2634 return r1;
198a1e9b 2635 } else if (level1 > level2) {
861f3389
PZ		 2636 return r1;
2637 } else {
2638 return r2;
2639 }
2640}
2641
49a687c4
VS		 2642/* dirty bits used to track which watermarks need changes */
2643#define WM_DIRTY_PIPE(pipe) (1 << (pipe))
2644#define WM_DIRTY_LINETIME(pipe) (1 << (8 + (pipe)))
2645#define WM_DIRTY_LP(wm_lp) (1 << (15 + (wm_lp)))
2646#define WM_DIRTY_LP_ALL (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))
2647#define WM_DIRTY_FBC (1 << 24)
2648#define WM_DIRTY_DDB (1 << 25)
2649
055e393f 2650static unsigned int ilk_compute_wm_dirty(struct drm_i915_private *dev_priv,
820c1980
ID		 2651 const struct ilk_wm_values *old,
2652 const struct ilk_wm_values *new)
49a687c4
VS		 2653{
2654 unsigned int dirty = 0;
2655 enum pipe pipe;
2656 int wm_lp;
2657
055e393f 2658 for_each_pipe(dev_priv, pipe) {
49a687c4
VS		 2659 if (old->wm_linetime[pipe] != new->wm_linetime[pipe]) {
2660 dirty |= WM_DIRTY_LINETIME(pipe);
2661 /* Must disable LP1+ watermarks too */
2662 dirty |= WM_DIRTY_LP_ALL;
2663 }
2664
2665 if (old->wm_pipe[pipe] != new->wm_pipe[pipe]) {
2666 dirty |= WM_DIRTY_PIPE(pipe);
2667 /* Must disable LP1+ watermarks too */
2668 dirty |= WM_DIRTY_LP_ALL;
2669 }
2670 }
2671
2672 if (old->enable_fbc_wm != new->enable_fbc_wm) {
2673 dirty |= WM_DIRTY_FBC;
2674 /* Must disable LP1+ watermarks too */
2675 dirty |= WM_DIRTY_LP_ALL;
2676 }
2677
2678 if (old->partitioning != new->partitioning) {
2679 dirty |= WM_DIRTY_DDB;
2680 /* Must disable LP1+ watermarks too */
2681 dirty |= WM_DIRTY_LP_ALL;
2682 }
2683
2684 /* LP1+ watermarks already deemed dirty, no need to continue */
2685 if (dirty & WM_DIRTY_LP_ALL)
2686 return dirty;
2687
2688 /* Find the lowest numbered LP1+ watermark in need of an update... */
2689 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
2690 if (old->wm_lp[wm_lp - 1] != new->wm_lp[wm_lp - 1] ||
2691 old->wm_lp_spr[wm_lp - 1] != new->wm_lp_spr[wm_lp - 1])
2692 break;
2693 }
2694
2695 /* ...and mark it and all higher numbered LP1+ watermarks as dirty */
2696 for (; wm_lp <= 3; wm_lp++)
2697 dirty |= WM_DIRTY_LP(wm_lp);
2698
2699 return dirty;
2700}
2701
8553c18e
VS		 2702static bool _ilk_disable_lp_wm(struct drm_i915_private *dev_priv,
2703 unsigned int dirty)
801bcfff 2704{
820c1980 2705 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e 2706 bool changed = false;
801bcfff 2707
facd619b
VS		 2708 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] & WM1_LP_SR_EN) {
2709 previous->wm_lp[2] &= ~WM1_LP_SR_EN;
2710 I915_WRITE(WM3_LP_ILK, previous->wm_lp[2]);
8553c18e 2711 changed = true;
facd619b
VS		 2712 }
2713 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] & WM1_LP_SR_EN) {
2714 previous->wm_lp[1] &= ~WM1_LP_SR_EN;
2715 I915_WRITE(WM2_LP_ILK, previous->wm_lp[1]);
8553c18e 2716 changed = true;
facd619b
VS		 2717 }
2718 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] & WM1_LP_SR_EN) {
2719 previous->wm_lp[0] &= ~WM1_LP_SR_EN;
2720 I915_WRITE(WM1_LP_ILK, previous->wm_lp[0]);
8553c18e 2721 changed = true;
facd619b 2722 }
801bcfff 2723
facd619b
VS		 2724 /*
2725 * Don't touch WM1S_LP_EN here.
2726 * Doing so could cause underruns.
2727 */
6cef2b8a 2728
8553c18e
VS		 2729 return changed;
2730}
2731
2732/*
2733 * The spec says we shouldn't write when we don't need, because every write
2734 * causes WMs to be re-evaluated, expending some power.
2735 */
820c1980
ID		 2736static void ilk_write_wm_values(struct drm_i915_private *dev_priv,
2737 struct ilk_wm_values *results)
8553c18e
VS		 2738{
2739 struct drm_device *dev = dev_priv->dev;
820c1980 2740 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e
VS		 2741 unsigned int dirty;
2742 uint32_t val;
2743
055e393f 2744 dirty = ilk_compute_wm_dirty(dev_priv, previous, results);
8553c18e
VS		 2745 if (!dirty)
2746 return;
2747
2748 _ilk_disable_lp_wm(dev_priv, dirty);
2749
49a687c4 2750 if (dirty & WM_DIRTY_PIPE(PIPE_A))
801bcfff 2751 I915_WRITE(WM0_PIPEA_ILK, results->wm_pipe[0]);
49a687c4 2752 if (dirty & WM_DIRTY_PIPE(PIPE_B))
801bcfff 2753 I915_WRITE(WM0_PIPEB_ILK, results->wm_pipe[1]);
49a687c4 2754 if (dirty & WM_DIRTY_PIPE(PIPE_C))
801bcfff
PZ		 2755 I915_WRITE(WM0_PIPEC_IVB, results->wm_pipe[2]);
2756
49a687c4 2757 if (dirty & WM_DIRTY_LINETIME(PIPE_A))
801bcfff 2758 I915_WRITE(PIPE_WM_LINETIME(PIPE_A), results->wm_linetime[0]);
49a687c4 2759 if (dirty & WM_DIRTY_LINETIME(PIPE_B))
801bcfff 2760 I915_WRITE(PIPE_WM_LINETIME(PIPE_B), results->wm_linetime[1]);
49a687c4 2761 if (dirty & WM_DIRTY_LINETIME(PIPE_C))
801bcfff
PZ		 2762 I915_WRITE(PIPE_WM_LINETIME(PIPE_C), results->wm_linetime[2]);
2763
49a687c4 2764 if (dirty & WM_DIRTY_DDB) {
a42a5719 2765 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
ac9545fd
VS		 2766 val = I915_READ(WM_MISC);
2767 if (results->partitioning == INTEL_DDB_PART_1_2)
2768 val &= ~WM_MISC_DATA_PARTITION_5_6;
2769 else
2770 val |= WM_MISC_DATA_PARTITION_5_6;
2771 I915_WRITE(WM_MISC, val);
2772 } else {
2773 val = I915_READ(DISP_ARB_CTL2);
2774 if (results->partitioning == INTEL_DDB_PART_1_2)
2775 val &= ~DISP_DATA_PARTITION_5_6;
2776 else
2777 val |= DISP_DATA_PARTITION_5_6;
2778 I915_WRITE(DISP_ARB_CTL2, val);
2779 }
1011d8c4
PZ		 2780 }
2781
49a687c4 2782 if (dirty & WM_DIRTY_FBC) {
cca32e9a
PZ		 2783 val = I915_READ(DISP_ARB_CTL);
2784 if (results->enable_fbc_wm)
2785 val &= ~DISP_FBC_WM_DIS;
2786 else
2787 val |= DISP_FBC_WM_DIS;
2788 I915_WRITE(DISP_ARB_CTL, val);
2789 }
2790
954911eb
ID		 2791 if (dirty & WM_DIRTY_LP(1) &&
2792 previous->wm_lp_spr[0] != results->wm_lp_spr[0])
2793 I915_WRITE(WM1S_LP_ILK, results->wm_lp_spr[0]);
2794
2795 if (INTEL_INFO(dev)->gen >= 7) {
6cef2b8a
VS		 2796 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp_spr[1] != results->wm_lp_spr[1])
2797 I915_WRITE(WM2S_LP_IVB, results->wm_lp_spr[1]);
2798 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp_spr[2] != results->wm_lp_spr[2])
2799 I915_WRITE(WM3S_LP_IVB, results->wm_lp_spr[2]);
2800 }
801bcfff 2801
facd619b 2802 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] != results->wm_lp[0])
801bcfff 2803 I915_WRITE(WM1_LP_ILK, results->wm_lp[0]);
facd619b 2804 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] != results->wm_lp[1])
801bcfff 2805 I915_WRITE(WM2_LP_ILK, results->wm_lp[1]);
facd619b 2806 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] != results->wm_lp[2])
801bcfff 2807 I915_WRITE(WM3_LP_ILK, results->wm_lp[2]);
609cedef
VS		 2808
2809 dev_priv->wm.hw = *results;
801bcfff
PZ		 2810}
2811
ed4a6a7c 2812bool ilk_disable_lp_wm(struct drm_device *dev)
8553c18e
VS		 2813{
2814 struct drm_i915_private *dev_priv = dev->dev_private;
2815
2816 return _ilk_disable_lp_wm(dev_priv, WM_DIRTY_LP_ALL);
2817}
2818
b9cec075
DL		 2819/*
2820 * On gen9, we need to allocate Display Data Buffer (DDB) portions to the
2821 * different active planes.
2822 */
2823
2824#define SKL_DDB_SIZE 896 /* in blocks */
43d735a6 2825#define BXT_DDB_SIZE 512
b9cec075 2826
024c9045
MR		 2827/*
2828 * Return the index of a plane in the SKL DDB and wm result arrays. Primary
2829 * plane is always in slot 0, cursor is always in slot I915_MAX_PLANES-1, and
2830 * other universal planes are in indices 1..n. Note that this may leave unused
2831 * indices between the top "sprite" plane and the cursor.
2832 */
2833static int
2834skl_wm_plane_id(const struct intel_plane *plane)
2835{
2836 switch (plane->base.type) {
2837 case DRM_PLANE_TYPE_PRIMARY:
2838 return 0;
2839 case DRM_PLANE_TYPE_CURSOR:
2840 return PLANE_CURSOR;
2841 case DRM_PLANE_TYPE_OVERLAY:
2842 return plane->plane + 1;
2843 default:
2844 MISSING_CASE(plane->base.type);
2845 return plane->plane;
2846 }
2847}
2848
b9cec075
DL		 2849static void
2850skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,
024c9045 2851 const struct intel_crtc_state *cstate,
c107acfe
MR		 2852 struct skl_ddb_entry *alloc, /* out */
2853 int *num_active /* out */)
b9cec075 2854{
c107acfe
MR		 2855 struct drm_atomic_state *state = cstate->base.state;
2856 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
2857 struct drm_i915_private *dev_priv = to_i915(dev);
024c9045 2858 struct drm_crtc *for_crtc = cstate->base.crtc;
b9cec075
DL		 2859 unsigned int pipe_size, ddb_size;
2860 int nth_active_pipe;
c107acfe
MR		 2861 int pipe = to_intel_crtc(for_crtc)->pipe;
2862
a6d3460e 2863 if (WARN_ON(!state) || !cstate->base.active) {
b9cec075
DL		 2864 alloc->start = 0;
2865 alloc->end = 0;
a6d3460e 2866 *num_active = hweight32(dev_priv->active_crtcs);
b9cec075
DL		 2867 return;
2868 }
2869
a6d3460e
MR		 2870 if (intel_state->active_pipe_changes)
2871 *num_active = hweight32(intel_state->active_crtcs);
2872 else
2873 *num_active = hweight32(dev_priv->active_crtcs);
2874
43d735a6
DL		 2875 if (IS_BROXTON(dev))
2876 ddb_size = BXT_DDB_SIZE;
2877 else
2878 ddb_size = SKL_DDB_SIZE;
b9cec075
DL		 2879
2880 ddb_size -= 4; /* 4 blocks for bypass path allocation */
2881
c107acfe 2882 /*
a6d3460e
MR		 2883 * If the state doesn't change the active CRTC's, then there's
2884 * no need to recalculate; the existing pipe allocation limits
2885 * should remain unchanged. Note that we're safe from racing
2886 * commits since any racing commit that changes the active CRTC
2887 * list would need to grab _all_ crtc locks, including the one
2888 * we currently hold.
c107acfe 2889 */
a6d3460e
MR		 2890 if (!intel_state->active_pipe_changes) {
2891 *alloc = dev_priv->wm.skl_hw.ddb.pipe[pipe];
2892 return;
c107acfe 2893 }
a6d3460e
MR		 2894
2895 nth_active_pipe = hweight32(intel_state->active_crtcs &
2896 (drm_crtc_mask(for_crtc) - 1));
2897 pipe_size = ddb_size / hweight32(intel_state->active_crtcs);
2898 alloc->start = nth_active_pipe * ddb_size / *num_active;
2899 alloc->end = alloc->start + pipe_size;
b9cec075
DL		 2900}
2901
c107acfe 2902static unsigned int skl_cursor_allocation(int num_active)
b9cec075 2903{
c107acfe 2904 if (num_active == 1)
b9cec075
DL		 2905 return 32;
2906
2907 return 8;
2908}
2909
a269c583
DL		 2910static void skl_ddb_entry_init_from_hw(struct skl_ddb_entry *entry, u32 reg)
2911{
2912 entry->start = reg & 0x3ff;
2913 entry->end = (reg >> 16) & 0x3ff;
16160e3d
DL		 2914 if (entry->end)
2915 entry->end += 1;
a269c583
DL		 2916}
2917
08db6652
DL		 2918void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
2919 struct skl_ddb_allocation *ddb /* out */)
a269c583 2920{
a269c583
DL		 2921 enum pipe pipe;
2922 int plane;
2923 u32 val;
2924
b10f1b20
ML		 2925 memset(ddb, 0, sizeof(*ddb));
2926
a269c583 2927 for_each_pipe(dev_priv, pipe) {
4d800030
ID		 2928 enum intel_display_power_domain power_domain;
2929
2930 power_domain = POWER_DOMAIN_PIPE(pipe);
2931 if (!intel_display_power_get_if_enabled(dev_priv, power_domain))
b10f1b20
ML		 2932 continue;
2933
dd740780 2934 for_each_plane(dev_priv, pipe, plane) {
a269c583
DL		 2935 val = I915_READ(PLANE_BUF_CFG(pipe, plane));
2936 skl_ddb_entry_init_from_hw(&ddb->plane[pipe][plane],
2937 val);
2938 }
2939
2940 val = I915_READ(CUR_BUF_CFG(pipe));
4969d33e
MR		 2941 skl_ddb_entry_init_from_hw(&ddb->plane[pipe][PLANE_CURSOR],
2942 val);
4d800030
ID		 2943
2944 intel_display_power_put(dev_priv, power_domain);
a269c583
DL		 2945 }
2946}
2947
b9cec075 2948static unsigned int
024c9045
MR		 2949skl_plane_relative_data_rate(const struct intel_crtc_state *cstate,
2950 const struct drm_plane_state *pstate,
2951 int y)
b9cec075 2952{
a280f7dd 2953 struct intel_plane_state *intel_pstate = to_intel_plane_state(pstate);
024c9045 2954 struct drm_framebuffer *fb = pstate->fb;
a280f7dd 2955 uint32_t width = 0, height = 0;
a1de91e5
MR		 2956 unsigned format = fb ? fb->pixel_format : DRM_FORMAT_XRGB8888;
2957
2958 if (!intel_pstate->visible)
2959 return 0;
2960 if (pstate->plane->type == DRM_PLANE_TYPE_CURSOR)
2961 return 0;
2962 if (y && format != DRM_FORMAT_NV12)
2963 return 0;
a280f7dd
KM		 2964
2965 width = drm_rect_width(&intel_pstate->src) >> 16;
2966 height = drm_rect_height(&intel_pstate->src) >> 16;
2967
2968 if (intel_rotation_90_or_270(pstate->rotation))
2969 swap(width, height);
2cd601c6
CK		 2970
2971 /* for planar format */
a1de91e5 2972 if (format == DRM_FORMAT_NV12) {
2cd601c6 2973 if (y) /* y-plane data rate */
a280f7dd 2974 return width * height *
a1de91e5 2975 drm_format_plane_cpp(format, 0);
2cd601c6 2976 else /* uv-plane data rate */
a280f7dd 2977 return (width / 2) * (height / 2) *
a1de91e5 2978 drm_format_plane_cpp(format, 1);
2cd601c6
CK		 2979 }
2980
2981 /* for packed formats */
a1de91e5 2982 return width * height * drm_format_plane_cpp(format, 0);
b9cec075
DL		 2983}
2984
2985/*
2986 * We don't overflow 32 bits. Worst case is 3 planes enabled, each fetching
2987 * a 8192x4096@32bpp framebuffer:
2988 * 3 * 4096 * 8192 * 4 < 2^32
2989 */
2990static unsigned int
9c74d826 2991skl_get_total_relative_data_rate(struct intel_crtc_state *intel_cstate)
b9cec075 2992{
9c74d826
MR		 2993 struct drm_crtc_state *cstate = &intel_cstate->base;
2994 struct drm_atomic_state *state = cstate->state;
2995 struct drm_crtc *crtc = cstate->crtc;
2996 struct drm_device *dev = crtc->dev;
2997 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
a6d3460e 2998 const struct drm_plane *plane;
024c9045 2999 const struct intel_plane *intel_plane;
a6d3460e 3000 struct drm_plane_state *pstate;
a1de91e5 3001 unsigned int rate, total_data_rate = 0;
9c74d826 3002 int id;
a6d3460e
MR		 3003 int i;
3004
3005 if (WARN_ON(!state))
3006 return 0;
b9cec075 3007
a1de91e5 3008 /* Calculate and cache data rate for each plane */
a6d3460e
MR		 3009 for_each_plane_in_state(state, plane, pstate, i) {
3010 id = skl_wm_plane_id(to_intel_plane(plane));
3011 intel_plane = to_intel_plane(plane);
3012
3013 if (intel_plane->pipe != intel_crtc->pipe)
3014 continue;
3015
3016 /* packed/uv */
3017 rate = skl_plane_relative_data_rate(intel_cstate,
3018 pstate, 0);
3019 intel_cstate->wm.skl.plane_data_rate[id] = rate;
3020
3021 /* y-plane */
3022 rate = skl_plane_relative_data_rate(intel_cstate,
3023 pstate, 1);
3024 intel_cstate->wm.skl.plane_y_data_rate[id] = rate;
a1de91e5 3025 }
024c9045 3026
a1de91e5
MR		 3027 /* Calculate CRTC's total data rate from cached values */
3028 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
3029 int id = skl_wm_plane_id(intel_plane);
024c9045 3030
a1de91e5 3031 /* packed/uv */
9c74d826
MR		 3032 total_data_rate += intel_cstate->wm.skl.plane_data_rate[id];
3033 total_data_rate += intel_cstate->wm.skl.plane_y_data_rate[id];
b9cec075
DL		 3034 }
3035
9c74d826
MR		 3036 WARN_ON(cstate->plane_mask && total_data_rate == 0);
3037
b9cec075
DL		 3038 return total_data_rate;
3039}
3040
c107acfe 3041static int
024c9045 3042skl_allocate_pipe_ddb(struct intel_crtc_state *cstate,
b9cec075
DL		 3043 struct skl_ddb_allocation *ddb /* out */)
3044{
c107acfe 3045 struct drm_atomic_state *state = cstate->base.state;
024c9045 3046 struct drm_crtc *crtc = cstate->base.crtc;
b9cec075
DL		 3047 struct drm_device *dev = crtc->dev;
3048 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
024c9045 3049 struct intel_plane *intel_plane;
c107acfe
MR		 3050 struct drm_plane *plane;
3051 struct drm_plane_state *pstate;
b9cec075 3052 enum pipe pipe = intel_crtc->pipe;
34bb56af 3053 struct skl_ddb_entry *alloc = &ddb->pipe[pipe];
b9cec075 3054 uint16_t alloc_size, start, cursor_blocks;
86a2100a
MR		 3055 uint16_t *minimum = cstate->wm.skl.minimum_blocks;
3056 uint16_t *y_minimum = cstate->wm.skl.minimum_y_blocks;
b9cec075 3057 unsigned int total_data_rate;
c107acfe
MR		 3058 int num_active;
3059 int id, i;
b9cec075 3060
a6d3460e
MR		 3061 if (WARN_ON(!state))
3062 return 0;
3063
c107acfe
MR		 3064 if (!cstate->base.active) {
3065 ddb->pipe[pipe].start = ddb->pipe[pipe].end = 0;
3066 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
3067 memset(ddb->y_plane[pipe], 0, sizeof(ddb->y_plane[pipe]));
3068 return 0;
3069 }
3070
a6d3460e 3071 skl_ddb_get_pipe_allocation_limits(dev, cstate, alloc, &num_active);
34bb56af 3072 alloc_size = skl_ddb_entry_size(alloc);
b9cec075
DL		 3073 if (alloc_size == 0) {
3074 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
c107acfe 3075 return 0;
b9cec075
DL		 3076 }
3077
c107acfe 3078 cursor_blocks = skl_cursor_allocation(num_active);
4969d33e
MR		 3079 ddb->plane[pipe][PLANE_CURSOR].start = alloc->end - cursor_blocks;
3080 ddb->plane[pipe][PLANE_CURSOR].end = alloc->end;
b9cec075
DL		 3081
3082 alloc_size -= cursor_blocks;
b9cec075 3083
80958155 3084 /* 1. Allocate the mininum required blocks for each active plane */
a6d3460e
MR		 3085 for_each_plane_in_state(state, plane, pstate, i) {
3086 intel_plane = to_intel_plane(plane);
3087 id = skl_wm_plane_id(intel_plane);
c107acfe 3088
a6d3460e
MR		 3089 if (intel_plane->pipe != pipe)
3090 continue;
c107acfe 3091
a6d3460e
MR		 3092 if (!to_intel_plane_state(pstate)->visible) {
3093 minimum[id] = 0;
3094 y_minimum[id] = 0;
3095 continue;
3096 }
3097 if (plane->type == DRM_PLANE_TYPE_CURSOR) {
3098 minimum[id] = 0;
3099 y_minimum[id] = 0;
3100 continue;
c107acfe 3101 }
a6d3460e
MR		 3102
3103 minimum[id] = 8;
3104 if (pstate->fb->pixel_format == DRM_FORMAT_NV12)
3105 y_minimum[id] = 8;
3106 else
3107 y_minimum[id] = 0;
c107acfe 3108 }
80958155 3109
c107acfe
MR		 3110 for (i = 0; i < PLANE_CURSOR; i++) {
3111 alloc_size -= minimum[i];
3112 alloc_size -= y_minimum[i];
80958155
DL		 3113 }
3114
b9cec075 3115 /*
80958155
DL		 3116 * 2. Distribute the remaining space in proportion to the amount of
3117 * data each plane needs to fetch from memory.
b9cec075
DL		 3118 *
3119 * FIXME: we may not allocate every single block here.
3120 */
024c9045 3121 total_data_rate = skl_get_total_relative_data_rate(cstate);
a1de91e5 3122 if (total_data_rate == 0)
c107acfe 3123 return 0;
b9cec075 3124
34bb56af 3125 start = alloc->start;
024c9045 3126 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
2cd601c6
CK		 3127 unsigned int data_rate, y_data_rate;
3128 uint16_t plane_blocks, y_plane_blocks = 0;
024c9045 3129 int id = skl_wm_plane_id(intel_plane);
b9cec075 3130
a1de91e5 3131 data_rate = cstate->wm.skl.plane_data_rate[id];
b9cec075
DL		 3132
3133 /*
2cd601c6 3134 * allocation for (packed formats) or (uv-plane part of planar format):
b9cec075
DL		 3135 * promote the expression to 64 bits to avoid overflowing, the
3136 * result is < available as data_rate / total_data_rate < 1
3137 */
024c9045 3138 plane_blocks = minimum[id];
80958155
DL		 3139 plane_blocks += div_u64((uint64_t)alloc_size * data_rate,
3140 total_data_rate);
b9cec075 3141
c107acfe
MR		 3142 /* Leave disabled planes at (0,0) */
3143 if (data_rate) {
3144 ddb->plane[pipe][id].start = start;
3145 ddb->plane[pipe][id].end = start + plane_blocks;
3146 }
b9cec075
DL		 3147
3148 start += plane_blocks;
2cd601c6
CK		 3149
3150 /*
3151 * allocation for y_plane part of planar format:
3152 */
a1de91e5
MR		 3153 y_data_rate = cstate->wm.skl.plane_y_data_rate[id];
3154
3155 y_plane_blocks = y_minimum[id];
3156 y_plane_blocks += div_u64((uint64_t)alloc_size * y_data_rate,
3157 total_data_rate);
2cd601c6 3158
c107acfe
MR		 3159 if (y_data_rate) {
3160 ddb->y_plane[pipe][id].start = start;
3161 ddb->y_plane[pipe][id].end = start + y_plane_blocks;
3162 }
a1de91e5
MR		 3163
3164 start += y_plane_blocks;
b9cec075
DL		 3165 }
3166
c107acfe 3167 return 0;
b9cec075
DL		 3168}
3169
5cec258b 3170static uint32_t skl_pipe_pixel_rate(const struct intel_crtc_state *config)
2d41c0b5
PB		 3171{
3172 /* TODO: Take into account the scalers once we support them */
2d112de7 3173 return config->base.adjusted_mode.crtc_clock;
2d41c0b5
PB		 3174}
3175
3176/*
3177 * The max latency should be 257 (max the punit can code is 255 and we add 2us
ac484963 3178 * for the read latency) and cpp should always be <= 8, so that
2d41c0b5
PB		 3179 * should allow pixel_rate up to ~2 GHz which seems sufficient since max
3180 * 2xcdclk is 1350 MHz and the pixel rate should never exceed that.
3181*/
ac484963 3182static uint32_t skl_wm_method1(uint32_t pixel_rate, uint8_t cpp, uint32_t latency)
2d41c0b5
PB		 3183{
3184 uint32_t wm_intermediate_val, ret;
3185
3186 if (latency == 0)
3187 return UINT_MAX;
3188
ac484963 3189 wm_intermediate_val = latency * pixel_rate * cpp / 512;
2d41c0b5
PB		 3190 ret = DIV_ROUND_UP(wm_intermediate_val, 1000);
3191
3192 return ret;
3193}
3194
3195static uint32_t skl_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
ac484963 3196 uint32_t horiz_pixels, uint8_t cpp,
0fda6568 3197 uint64_t tiling, uint32_t latency)
2d41c0b5 3198{
d4c2aa60
TU		 3199 uint32_t ret;
3200 uint32_t plane_bytes_per_line, plane_blocks_per_line;
3201 uint32_t wm_intermediate_val;
2d41c0b5
PB		 3202
3203 if (latency == 0)
3204 return UINT_MAX;
3205
ac484963 3206 plane_bytes_per_line = horiz_pixels * cpp;
0fda6568
TU		 3207
3208 if (tiling == I915_FORMAT_MOD_Y_TILED ||
3209 tiling == I915_FORMAT_MOD_Yf_TILED) {
3210 plane_bytes_per_line *= 4;
3211 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
3212 plane_blocks_per_line /= 4;
3213 } else {
3214 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
3215 }
3216
2d41c0b5
PB		 3217 wm_intermediate_val = latency * pixel_rate;
3218 ret = DIV_ROUND_UP(wm_intermediate_val, pipe_htotal * 1000) *
d4c2aa60 3219 plane_blocks_per_line;
2d41c0b5
PB		 3220
3221 return ret;
3222}
3223
2d41c0b5
PB		 3224static bool skl_ddb_allocation_changed(const struct skl_ddb_allocation *new_ddb,
3225 const struct intel_crtc *intel_crtc)
3226{
3227 struct drm_device *dev = intel_crtc->base.dev;
3228 struct drm_i915_private *dev_priv = dev->dev_private;
3229 const struct skl_ddb_allocation *cur_ddb = &dev_priv->wm.skl_hw.ddb;
2d41c0b5 3230
e6d90023
KM		 3231 /*
3232 * If ddb allocation of pipes changed, it may require recalculation of
3233 * watermarks
3234 */
3235 if (memcmp(new_ddb->pipe, cur_ddb->pipe, sizeof(new_ddb->pipe)))
2d41c0b5
PB		 3236 return true;
3237
3238 return false;
3239}
3240
d4c2aa60 3241static bool skl_compute_plane_wm(const struct drm_i915_private *dev_priv,
024c9045 3242 struct intel_crtc_state *cstate,
33815fa5 3243 struct intel_plane_state *intel_pstate,
afb024aa 3244 uint16_t ddb_allocation,
d4c2aa60 3245 int level,
afb024aa
DL		 3246 uint16_t *out_blocks, /* out */
3247 uint8_t *out_lines /* out */)
2d41c0b5 3248{
33815fa5
MR		 3249 struct drm_plane_state *pstate = &intel_pstate->base;
3250 struct drm_framebuffer *fb = pstate->fb;
d4c2aa60
TU		 3251 uint32_t latency = dev_priv->wm.skl_latency[level];
3252 uint32_t method1, method2;
3253 uint32_t plane_bytes_per_line, plane_blocks_per_line;
3254 uint32_t res_blocks, res_lines;
3255 uint32_t selected_result;
ac484963 3256 uint8_t cpp;
a280f7dd 3257 uint32_t width = 0, height = 0;
2d41c0b5 3258
a280f7dd 3259 if (latency == 0 || !cstate->base.active || !intel_pstate->visible)
2d41c0b5
PB		 3260 return false;
3261
a280f7dd
KM		 3262 width = drm_rect_width(&intel_pstate->src) >> 16;
3263 height = drm_rect_height(&intel_pstate->src) >> 16;
3264
33815fa5 3265 if (intel_rotation_90_or_270(pstate->rotation))
a280f7dd
KM		 3266 swap(width, height);
3267
ac484963 3268 cpp = drm_format_plane_cpp(fb->pixel_format, 0);
024c9045 3269 method1 = skl_wm_method1(skl_pipe_pixel_rate(cstate),
ac484963 3270 cpp, latency);
024c9045
MR		 3271 method2 = skl_wm_method2(skl_pipe_pixel_rate(cstate),
3272 cstate->base.adjusted_mode.crtc_htotal,
a280f7dd
KM		 3273 width,
3274 cpp,
3275 fb->modifier[0],
d4c2aa60 3276 latency);
2d41c0b5 3277
a280f7dd 3278 plane_bytes_per_line = width * cpp;
d4c2aa60 3279 plane_blocks_per_line = DIV_ROUND_UP(plane_bytes_per_line, 512);
2d41c0b5 3280
024c9045
MR		 3281 if (fb->modifier[0] == I915_FORMAT_MOD_Y_TILED ||
3282 fb->modifier[0] == I915_FORMAT_MOD_Yf_TILED) {
1fc0a8f7
TU		 3283 uint32_t min_scanlines = 4;
3284 uint32_t y_tile_minimum;
33815fa5 3285 if (intel_rotation_90_or_270(pstate->rotation)) {
ac484963 3286 int cpp = (fb->pixel_format == DRM_FORMAT_NV12) ?
024c9045
MR		 3287 drm_format_plane_cpp(fb->pixel_format, 1) :
3288 drm_format_plane_cpp(fb->pixel_format, 0);
3289
ac484963 3290 switch (cpp) {
1fc0a8f7
TU		 3291 case 1:
3292 min_scanlines = 16;
3293 break;
3294 case 2:
3295 min_scanlines = 8;
3296 break;
3297 case 8:
3298 WARN(1, "Unsupported pixel depth for rotation");
2f0b5790 3299 }
1fc0a8f7
TU		 3300 }
3301 y_tile_minimum = plane_blocks_per_line * min_scanlines;
0fda6568
TU		 3302 selected_result = max(method2, y_tile_minimum);
3303 } else {
3304 if ((ddb_allocation / plane_blocks_per_line) >= 1)
3305 selected_result = min(method1, method2);
3306 else
3307 selected_result = method1;
3308 }
2d41c0b5 3309
d4c2aa60
TU		 3310 res_blocks = selected_result + 1;
3311 res_lines = DIV_ROUND_UP(selected_result, plane_blocks_per_line);
e6d66171 3312
0fda6568 3313 if (level >= 1 && level <= 7) {
024c9045
MR		 3314 if (fb->modifier[0] == I915_FORMAT_MOD_Y_TILED ||
3315 fb->modifier[0] == I915_FORMAT_MOD_Yf_TILED)
0fda6568
TU		 3316 res_lines += 4;
3317 else
3318 res_blocks++;
3319 }
e6d66171 3320
d4c2aa60 3321 if (res_blocks >= ddb_allocation || res_lines > 31)
e6d66171
DL		 3322 return false;
3323
3324 *out_blocks = res_blocks;
3325 *out_lines = res_lines;
2d41c0b5
PB		 3326
3327 return true;
3328}
3329
f4a96752
MR		 3330static int
3331skl_compute_wm_level(const struct drm_i915_private *dev_priv,
3332 struct skl_ddb_allocation *ddb,
3333 struct intel_crtc_state *cstate,
3334 int level,
3335 struct skl_wm_level *result)
2d41c0b5 3336{
024c9045 3337 struct drm_device *dev = dev_priv->dev;
f4a96752 3338 struct drm_atomic_state *state = cstate->base.state;
024c9045 3339 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
f4a96752 3340 struct drm_plane *plane;
024c9045 3341 struct intel_plane *intel_plane;
33815fa5 3342 struct intel_plane_state *intel_pstate;
2d41c0b5 3343 uint16_t ddb_blocks;
024c9045
MR		 3344 enum pipe pipe = intel_crtc->pipe;
3345
f4a96752
MR		 3346 /*
3347 * We'll only calculate watermarks for planes that are actually
3348 * enabled, so make sure all other planes are set as disabled.
3349 */
3350 memset(result, 0, sizeof(*result));
3351
3352 for_each_intel_plane_mask(dev, intel_plane, cstate->base.plane_mask) {
024c9045 3353 int i = skl_wm_plane_id(intel_plane);
2d41c0b5 3354
f4a96752
MR		 3355 plane = &intel_plane->base;
3356 intel_pstate = NULL;
3357 if (state)
3358 intel_pstate =
3359 intel_atomic_get_existing_plane_state(state,
3360 intel_plane);
3361
3362 /*
3363 * Note: If we start supporting multiple pending atomic commits
3364 * against the same planes/CRTC's in the future, plane->state
3365 * will no longer be the correct pre-state to use for the
3366 * calculations here and we'll need to change where we get the
3367 * 'unchanged' plane data from.
3368 *
3369 * For now this is fine because we only allow one queued commit
3370 * against a CRTC. Even if the plane isn't modified by this
3371 * transaction and we don't have a plane lock, we still have
3372 * the CRTC's lock, so we know that no other transactions are
3373 * racing with us to update it.
3374 */
3375 if (!intel_pstate)
3376 intel_pstate = to_intel_plane_state(plane->state);
3377
3378 WARN_ON(!intel_pstate->base.fb);
3379
2d41c0b5
PB		 3380 ddb_blocks = skl_ddb_entry_size(&ddb->plane[pipe][i]);
3381
d4c2aa60 3382 result->plane_en[i] = skl_compute_plane_wm(dev_priv,
024c9045 3383 cstate,
33815fa5 3384 intel_pstate,
2d41c0b5 3385 ddb_blocks,
d4c2aa60 3386 level,
2d41c0b5
PB		 3387 &result->plane_res_b[i],
3388 &result->plane_res_l[i]);
3389 }
f4a96752
MR		 3390
3391 return 0;
2d41c0b5
PB		 3392}
3393
407b50f3 3394static uint32_t
024c9045 3395skl_compute_linetime_wm(struct intel_crtc_state *cstate)
407b50f3 3396{
024c9045 3397 if (!cstate->base.active)
407b50f3
DL		 3398 return 0;
3399
024c9045 3400 if (WARN_ON(skl_pipe_pixel_rate(cstate) == 0))
661abfc0 3401 return 0;
407b50f3 3402
024c9045
MR		 3403 return DIV_ROUND_UP(8 * cstate->base.adjusted_mode.crtc_htotal * 1000,
3404 skl_pipe_pixel_rate(cstate));
407b50f3
DL		 3405}
3406
024c9045 3407static void skl_compute_transition_wm(struct intel_crtc_state *cstate,
9414f563 3408 struct skl_wm_level *trans_wm /* out */)
407b50f3 3409{
024c9045 3410 struct drm_crtc *crtc = cstate->base.crtc;
9414f563 3411 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
024c9045 3412 struct intel_plane *intel_plane;
9414f563 3413
024c9045 3414 if (!cstate->base.active)
407b50f3 3415 return;
9414f563
DL		 3416
3417 /* Until we know more, just disable transition WMs */
024c9045
MR		 3418 for_each_intel_plane_on_crtc(crtc->dev, intel_crtc, intel_plane) {
3419 int i = skl_wm_plane_id(intel_plane);
3420
9414f563 3421 trans_wm->plane_en[i] = false;
024c9045 3422 }
407b50f3
DL		 3423}
3424
e7649b54
MR		 3425static void skl_build_pipe_wm(struct intel_crtc_state *cstate,
3426 struct skl_ddb_allocation *ddb,
3427 struct skl_pipe_wm *pipe_wm)
2d41c0b5 3428{
024c9045 3429 struct drm_device *dev = cstate->base.crtc->dev;
2d41c0b5 3430 const struct drm_i915_private *dev_priv = dev->dev_private;
2d41c0b5
PB		 3431 int level, max_level = ilk_wm_max_level(dev);
3432
3433 for (level = 0; level <= max_level; level++) {
024c9045
MR		 3434 skl_compute_wm_level(dev_priv, ddb, cstate,
3435 level, &pipe_wm->wm[level]);
2d41c0b5 3436 }
024c9045 3437 pipe_wm->linetime = skl_compute_linetime_wm(cstate);
2d41c0b5 3438
024c9045 3439 skl_compute_transition_wm(cstate, &pipe_wm->trans_wm);
2d41c0b5
PB		 3440}
3441
3442static void skl_compute_wm_results(struct drm_device *dev,
2d41c0b5
PB		 3443 struct skl_pipe_wm *p_wm,
3444 struct skl_wm_values *r,
3445 struct intel_crtc *intel_crtc)
3446{
3447 int level, max_level = ilk_wm_max_level(dev);
3448 enum pipe pipe = intel_crtc->pipe;
9414f563
DL		 3449 uint32_t temp;
3450 int i;
2d41c0b5
PB		 3451
3452 for (level = 0; level <= max_level; level++) {
2d41c0b5
PB		 3453 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
3454 temp = 0;
2d41c0b5
PB		 3455
3456 temp |= p_wm->wm[level].plane_res_l[i] <<
3457 PLANE_WM_LINES_SHIFT;
3458 temp |= p_wm->wm[level].plane_res_b[i];
3459 if (p_wm->wm[level].plane_en[i])
3460 temp |= PLANE_WM_EN;
3461
3462 r->plane[pipe][i][level] = temp;
2d41c0b5
PB		 3463 }
3464
3465 temp = 0;
2d41c0b5 3466
4969d33e
MR		 3467 temp |= p_wm->wm[level].plane_res_l[PLANE_CURSOR] << PLANE_WM_LINES_SHIFT;
3468 temp |= p_wm->wm[level].plane_res_b[PLANE_CURSOR];
2d41c0b5 3469
4969d33e 3470 if (p_wm->wm[level].plane_en[PLANE_CURSOR])
2d41c0b5
PB		 3471 temp |= PLANE_WM_EN;
3472
4969d33e 3473 r->plane[pipe][PLANE_CURSOR][level] = temp;
2d41c0b5
PB		 3474
3475 }
3476
9414f563
DL		 3477 /* transition WMs */
3478 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
3479 temp = 0;
3480 temp |= p_wm->trans_wm.plane_res_l[i] << PLANE_WM_LINES_SHIFT;
3481 temp |= p_wm->trans_wm.plane_res_b[i];
3482 if (p_wm->trans_wm.plane_en[i])
3483 temp |= PLANE_WM_EN;
3484
3485 r->plane_trans[pipe][i] = temp;
3486 }
3487
3488 temp = 0;
4969d33e
MR		 3489 temp |= p_wm->trans_wm.plane_res_l[PLANE_CURSOR] << PLANE_WM_LINES_SHIFT;
3490 temp |= p_wm->trans_wm.plane_res_b[PLANE_CURSOR];
3491 if (p_wm->trans_wm.plane_en[PLANE_CURSOR])
9414f563
DL		 3492 temp |= PLANE_WM_EN;
3493
4969d33e 3494 r->plane_trans[pipe][PLANE_CURSOR] = temp;
9414f563 3495
2d41c0b5
PB		 3496 r->wm_linetime[pipe] = p_wm->linetime;
3497}
3498
f0f59a00
VS		 3499static void skl_ddb_entry_write(struct drm_i915_private *dev_priv,
3500 i915_reg_t reg,
16160e3d
DL		 3501 const struct skl_ddb_entry *entry)
3502{
3503 if (entry->end)
3504 I915_WRITE(reg, (entry->end - 1) << 16 | entry->start);
3505 else
3506 I915_WRITE(reg, 0);
3507}
3508
2d41c0b5
PB		 3509static void skl_write_wm_values(struct drm_i915_private *dev_priv,
3510 const struct skl_wm_values *new)
3511{
3512 struct drm_device *dev = dev_priv->dev;
3513 struct intel_crtc *crtc;
3514
19c8054c 3515 for_each_intel_crtc(dev, crtc) {
2d41c0b5
PB		 3516 int i, level, max_level = ilk_wm_max_level(dev);
3517 enum pipe pipe = crtc->pipe;
3518
2b4b9f35 3519 if ((new->dirty_pipes & drm_crtc_mask(&crtc->base)) == 0)
5d374d96 3520 continue;
8211bd5b 3521
5d374d96 3522 I915_WRITE(PIPE_WM_LINETIME(pipe), new->wm_linetime[pipe]);
8211bd5b 3523
5d374d96
DL		 3524 for (level = 0; level <= max_level; level++) {
3525 for (i = 0; i < intel_num_planes(crtc); i++)
3526 I915_WRITE(PLANE_WM(pipe, i, level),
3527 new->plane[pipe][i][level]);
3528 I915_WRITE(CUR_WM(pipe, level),
4969d33e 3529 new->plane[pipe][PLANE_CURSOR][level]);
2d41c0b5 3530 }
5d374d96
DL		 3531 for (i = 0; i < intel_num_planes(crtc); i++)
3532 I915_WRITE(PLANE_WM_TRANS(pipe, i),
3533 new->plane_trans[pipe][i]);
4969d33e
MR		 3534 I915_WRITE(CUR_WM_TRANS(pipe),
3535 new->plane_trans[pipe][PLANE_CURSOR]);
5d374d96 3536
2cd601c6 3537 for (i = 0; i < intel_num_planes(crtc); i++) {
5d374d96
DL		 3538 skl_ddb_entry_write(dev_priv,
3539 PLANE_BUF_CFG(pipe, i),
3540 &new->ddb.plane[pipe][i]);
2cd601c6
CK		 3541 skl_ddb_entry_write(dev_priv,
3542 PLANE_NV12_BUF_CFG(pipe, i),
3543 &new->ddb.y_plane[pipe][i]);
3544 }
5d374d96
DL		 3545
3546 skl_ddb_entry_write(dev_priv, CUR_BUF_CFG(pipe),
4969d33e 3547 &new->ddb.plane[pipe][PLANE_CURSOR]);
2d41c0b5 3548 }
2d41c0b5
PB		 3549}
3550
0e8fb7ba
DL		 3551/*
3552 * When setting up a new DDB allocation arrangement, we need to correctly
3553 * sequence the times at which the new allocations for the pipes are taken into
3554 * account or we'll have pipes fetching from space previously allocated to
3555 * another pipe.
3556 *
3557 * Roughly the sequence looks like:
3558 * 1. re-allocate the pipe(s) with the allocation being reduced and not
3559 * overlapping with a previous light-up pipe (another way to put it is:
3560 * pipes with their new allocation strickly included into their old ones).
3561 * 2. re-allocate the other pipes that get their allocation reduced
3562 * 3. allocate the pipes having their allocation increased
3563 *
3564 * Steps 1. and 2. are here to take care of the following case:
3565 * - Initially DDB looks like this:
3566 * | B | C |
3567 * - enable pipe A.
3568 * - pipe B has a reduced DDB allocation that overlaps with the old pipe C
3569 * allocation
3570 * | A | B | C |
3571 *
3572 * We need to sequence the re-allocation: C, B, A (and not B, C, A).
3573 */
3574
d21b795c
DL		 3575static void
3576skl_wm_flush_pipe(struct drm_i915_private *dev_priv, enum pipe pipe, int pass)
0e8fb7ba 3577{
0e8fb7ba
DL		 3578 int plane;
3579
d21b795c
DL		 3580 DRM_DEBUG_KMS("flush pipe %c (pass %d)\n", pipe_name(pipe), pass);
3581
dd740780 3582 for_each_plane(dev_priv, pipe, plane) {
0e8fb7ba
DL		 3583 I915_WRITE(PLANE_SURF(pipe, plane),
3584 I915_READ(PLANE_SURF(pipe, plane)));
3585 }
3586 I915_WRITE(CURBASE(pipe), I915_READ(CURBASE(pipe)));
3587}
3588
3589static bool
3590skl_ddb_allocation_included(const struct skl_ddb_allocation *old,
3591 const struct skl_ddb_allocation *new,
3592 enum pipe pipe)
3593{
3594 uint16_t old_size, new_size;
3595
3596 old_size = skl_ddb_entry_size(&old->pipe[pipe]);
3597 new_size = skl_ddb_entry_size(&new->pipe[pipe]);
3598
3599 return old_size != new_size &&
3600 new->pipe[pipe].start >= old->pipe[pipe].start &&
3601 new->pipe[pipe].end <= old->pipe[pipe].end;
3602}
3603
3604static void skl_flush_wm_values(struct drm_i915_private *dev_priv,
3605 struct skl_wm_values *new_values)
3606{
3607 struct drm_device *dev = dev_priv->dev;
3608 struct skl_ddb_allocation *cur_ddb, *new_ddb;
c929cb45 3609 bool reallocated[I915_MAX_PIPES] = {};
0e8fb7ba
DL		 3610 struct intel_crtc *crtc;
3611 enum pipe pipe;
3612
3613 new_ddb = &new_values->ddb;
3614 cur_ddb = &dev_priv->wm.skl_hw.ddb;
3615
3616 /*
3617 * First pass: flush the pipes with the new allocation contained into
3618 * the old space.
3619 *
3620 * We'll wait for the vblank on those pipes to ensure we can safely
3621 * re-allocate the freed space without this pipe fetching from it.
3622 */
3623 for_each_intel_crtc(dev, crtc) {
3624 if (!crtc->active)
3625 continue;
3626
3627 pipe = crtc->pipe;
3628
3629 if (!skl_ddb_allocation_included(cur_ddb, new_ddb, pipe))
3630 continue;
3631
d21b795c 3632 skl_wm_flush_pipe(dev_priv, pipe, 1);
0e8fb7ba
DL		 3633 intel_wait_for_vblank(dev, pipe);
3634
3635 reallocated[pipe] = true;
3636 }
3637
3638
3639 /*
3640 * Second pass: flush the pipes that are having their allocation
3641 * reduced, but overlapping with a previous allocation.
3642 *
3643 * Here as well we need to wait for the vblank to make sure the freed
3644 * space is not used anymore.
3645 */
3646 for_each_intel_crtc(dev, crtc) {
3647 if (!crtc->active)
3648 continue;
3649
3650 pipe = crtc->pipe;
3651
3652 if (reallocated[pipe])
3653 continue;
3654
3655 if (skl_ddb_entry_size(&new_ddb->pipe[pipe]) <
3656 skl_ddb_entry_size(&cur_ddb->pipe[pipe])) {
d21b795c 3657 skl_wm_flush_pipe(dev_priv, pipe, 2);
0e8fb7ba 3658 intel_wait_for_vblank(dev, pipe);
d9d8e6b3 3659 reallocated[pipe] = true;
0e8fb7ba 3660 }
0e8fb7ba
DL		 3661 }
3662
3663 /*
3664 * Third pass: flush the pipes that got more space allocated.
3665 *
3666 * We don't need to actively wait for the update here, next vblank
3667 * will just get more DDB space with the correct WM values.
3668 */
3669 for_each_intel_crtc(dev, crtc) {
3670 if (!crtc->active)
3671 continue;
3672
3673 pipe = crtc->pipe;
3674
3675 /*
3676 * At this point, only the pipes more space than before are
3677 * left to re-allocate.
3678 */
3679 if (reallocated[pipe])
3680 continue;
3681
d21b795c 3682 skl_wm_flush_pipe(dev_priv, pipe, 3);
0e8fb7ba
DL		 3683 }
3684}
3685
f4a96752 3686static bool skl_update_pipe_wm(struct drm_crtc_state *cstate,
2d41c0b5
PB		 3687 struct skl_ddb_allocation *ddb, /* out */
3688 struct skl_pipe_wm *pipe_wm /* out */)
3689{
f4a96752
MR		 3690 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->crtc);
3691 struct intel_crtc_state *intel_cstate = to_intel_crtc_state(cstate);
2d41c0b5 3692
f4a96752 3693 skl_build_pipe_wm(intel_cstate, ddb, pipe_wm);
2d41c0b5 3694
4e0963c7 3695 if (!memcmp(&intel_crtc->wm.active.skl, pipe_wm, sizeof(*pipe_wm)))
2d41c0b5
PB		 3696 return false;
3697
4e0963c7 3698 intel_crtc->wm.active.skl = *pipe_wm;
2cd601c6 3699
2d41c0b5
PB		 3700 return true;
3701}
3702
3703static void skl_update_other_pipe_wm(struct drm_device *dev,
3704 struct drm_crtc *crtc,
2d41c0b5
PB		 3705 struct skl_wm_values *r)
3706{
3707 struct intel_crtc *intel_crtc;
3708 struct intel_crtc *this_crtc = to_intel_crtc(crtc);
3709
3710 /*
3711 * If the WM update hasn't changed the allocation for this_crtc (the
3712 * crtc we are currently computing the new WM values for), other
3713 * enabled crtcs will keep the same allocation and we don't need to
3714 * recompute anything for them.
3715 */
3716 if (!skl_ddb_allocation_changed(&r->ddb, this_crtc))
3717 return;
3718
3719 /*
3720 * Otherwise, because of this_crtc being freshly enabled/disabled, the
3721 * other active pipes need new DDB allocation and WM values.
3722 */
19c8054c 3723 for_each_intel_crtc(dev, intel_crtc) {
2d41c0b5
PB		 3724 struct skl_pipe_wm pipe_wm = {};
3725 bool wm_changed;
3726
3727 if (this_crtc->pipe == intel_crtc->pipe)
3728 continue;
3729
3730 if (!intel_crtc->active)
3731 continue;
3732
f4a96752 3733 wm_changed = skl_update_pipe_wm(intel_crtc->base.state,
2d41c0b5
PB		 3734 &r->ddb, &pipe_wm);
3735
3736 /*
3737 * If we end up re-computing the other pipe WM values, it's
3738 * because it was really needed, so we expect the WM values to
3739 * be different.
3740 */
3741 WARN_ON(!wm_changed);
3742
024c9045 3743 skl_compute_wm_results(dev, &pipe_wm, r, intel_crtc);
2b4b9f35 3744 r->dirty_pipes |= drm_crtc_mask(&intel_crtc->base);
2d41c0b5
PB		 3745 }
3746}
3747
adda50b8
BP		 3748static void skl_clear_wm(struct skl_wm_values *watermarks, enum pipe pipe)
3749{
3750 watermarks->wm_linetime[pipe] = 0;
3751 memset(watermarks->plane[pipe], 0,
3752 sizeof(uint32_t) * 8 * I915_MAX_PLANES);
adda50b8
BP		 3753 memset(watermarks->plane_trans[pipe],
3754 0, sizeof(uint32_t) * I915_MAX_PLANES);
4969d33e 3755 watermarks->plane_trans[pipe][PLANE_CURSOR] = 0;
adda50b8
BP		 3756}
3757
98d39494
MR		 3758static int
3759skl_compute_ddb(struct drm_atomic_state *state)
3760{
3761 struct drm_device *dev = state->dev;
3762 struct drm_i915_private *dev_priv = to_i915(dev);
3763 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
3764 struct intel_crtc *intel_crtc;
3765 unsigned realloc_pipes = dev_priv->active_crtcs;
3766 int ret;
3767
3768 /*
3769 * If this is our first atomic update following hardware readout,
3770 * we can't trust the DDB that the BIOS programmed for us. Let's
3771 * pretend that all pipes switched active status so that we'll
3772 * ensure a full DDB recompute.
3773 */
3774 if (dev_priv->wm.distrust_bios_wm)
3775 intel_state->active_pipe_changes = ~0;
3776
3777 /*
3778 * If the modeset changes which CRTC's are active, we need to
3779 * recompute the DDB allocation for *all* active pipes, even
3780 * those that weren't otherwise being modified in any way by this
3781 * atomic commit. Due to the shrinking of the per-pipe allocations
3782 * when new active CRTC's are added, it's possible for a pipe that
3783 * we were already using and aren't changing at all here to suddenly
3784 * become invalid if its DDB needs exceeds its new allocation.
3785 *
3786 * Note that if we wind up doing a full DDB recompute, we can't let
3787 * any other display updates race with this transaction, so we need
3788 * to grab the lock on *all* CRTC's.
3789 */
3790 if (intel_state->active_pipe_changes)
3791 realloc_pipes = ~0;
3792
3793 for_each_intel_crtc_mask(dev, intel_crtc, realloc_pipes) {
3794 struct intel_crtc_state *cstate;
3795
3796 cstate = intel_atomic_get_crtc_state(state, intel_crtc);
3797 if (IS_ERR(cstate))
3798 return PTR_ERR(cstate);
3799
3800 ret = skl_allocate_pipe_ddb(cstate, &intel_state->ddb);
3801 if (ret)
3802 return ret;
3803 }
3804
3805 return 0;
3806}
3807
3808static int
3809skl_compute_wm(struct drm_atomic_state *state)
3810{
3811 struct drm_crtc *crtc;
3812 struct drm_crtc_state *cstate;
3813 int ret, i;
3814 bool changed = false;
3815
3816 /*
3817 * If this transaction isn't actually touching any CRTC's, don't
3818 * bother with watermark calculation. Note that if we pass this
3819 * test, we're guaranteed to hold at least one CRTC state mutex,
3820 * which means we can safely use values like dev_priv->active_crtcs
3821 * since any racing commits that want to update them would need to
3822 * hold _all_ CRTC state mutexes.
3823 */
3824 for_each_crtc_in_state(state, crtc, cstate, i)
3825 changed = true;
3826 if (!changed)
3827 return 0;
3828
3829 ret = skl_compute_ddb(state);
3830 if (ret)
3831 return ret;
3832
3833 return 0;
3834}
3835
2d41c0b5
PB		 3836static void skl_update_wm(struct drm_crtc *crtc)
3837{
3838 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3839 struct drm_device *dev = crtc->dev;
3840 struct drm_i915_private *dev_priv = dev->dev_private;
2d41c0b5 3841 struct skl_wm_values *results = &dev_priv->wm.skl_results;
4e0963c7 3842 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 3843 struct skl_pipe_wm *pipe_wm = &cstate->wm.skl.optimal;
2d41c0b5 3844
adda50b8
BP		 3845
3846 /* Clear all dirty flags */
2b4b9f35 3847 results->dirty_pipes = 0;
adda50b8
BP		 3848
3849 skl_clear_wm(results, intel_crtc->pipe);
2d41c0b5 3850
f4a96752 3851 if (!skl_update_pipe_wm(crtc->state, &results->ddb, pipe_wm))
2d41c0b5
PB		 3852 return;
3853
4e0963c7 3854 skl_compute_wm_results(dev, pipe_wm, results, intel_crtc);
2b4b9f35 3855 results->dirty_pipes |= drm_crtc_mask(&intel_crtc->base);
2d41c0b5 3856
aa363136 3857 skl_update_other_pipe_wm(dev, crtc, results);
2d41c0b5 3858 skl_write_wm_values(dev_priv, results);
0e8fb7ba 3859 skl_flush_wm_values(dev_priv, results);
53b0deb4
DL		 3860
3861 /* store the new configuration */
3862 dev_priv->wm.skl_hw = *results;
2d41c0b5
PB		 3863}
3864
d890565c
VS		 3865static void ilk_compute_wm_config(struct drm_device *dev,
3866 struct intel_wm_config *config)
3867{
3868 struct intel_crtc *crtc;
3869
3870 /* Compute the currently _active_ config */
3871 for_each_intel_crtc(dev, crtc) {
3872 const struct intel_pipe_wm *wm = &crtc->wm.active.ilk;
3873
3874 if (!wm->pipe_enabled)
3875 continue;
3876
3877 config->sprites_enabled |= wm->sprites_enabled;
3878 config->sprites_scaled |= wm->sprites_scaled;
3879 config->num_pipes_active++;
3880 }
3881}
3882
ed4a6a7c 3883static void ilk_program_watermarks(struct drm_i915_private *dev_priv)
801bcfff 3884{
ed4a6a7c 3885 struct drm_device *dev = dev_priv->dev;
b9d5c839 3886 struct intel_pipe_wm lp_wm_1_2 = {}, lp_wm_5_6 = {}, *best_lp_wm;
820c1980 3887 struct ilk_wm_maximums max;
d890565c 3888 struct intel_wm_config config = {};
820c1980 3889 struct ilk_wm_values results = {};
77c122bc 3890 enum intel_ddb_partitioning partitioning;
261a27d1 3891
d890565c
VS		 3892 ilk_compute_wm_config(dev, &config);
3893
3894 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_1_2, &max);
3895 ilk_wm_merge(dev, &config, &max, &lp_wm_1_2);
a485bfb8
VS		 3896
3897 /* 5/6 split only in single pipe config on IVB+ */
ec98c8d1 3898 if (INTEL_INFO(dev)->gen >= 7 &&
d890565c
VS		 3899 config.num_pipes_active == 1 && config.sprites_enabled) {
3900 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_5_6, &max);
3901 ilk_wm_merge(dev, &config, &max, &lp_wm_5_6);
0362c781 3902
820c1980 3903 best_lp_wm = ilk_find_best_result(dev, &lp_wm_1_2, &lp_wm_5_6);
861f3389 3904 } else {
198a1e9b 3905 best_lp_wm = &lp_wm_1_2;
861f3389
PZ		 3906 }
3907
198a1e9b 3908 partitioning = (best_lp_wm == &lp_wm_1_2) ?
77c122bc 3909 INTEL_DDB_PART_1_2 : INTEL_DDB_PART_5_6;
801bcfff 3910
820c1980 3911 ilk_compute_wm_results(dev, best_lp_wm, partitioning, &results);
609cedef 3912
820c1980 3913 ilk_write_wm_values(dev_priv, &results);
1011d8c4
PZ		 3914}
3915
ed4a6a7c 3916static void ilk_initial_watermarks(struct intel_crtc_state *cstate)
b9d5c839 3917{
ed4a6a7c
MR		 3918 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
3919 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
b9d5c839 3920
ed4a6a7c 3921 mutex_lock(&dev_priv->wm.wm_mutex);
e8f1f02e 3922 intel_crtc->wm.active.ilk = cstate->wm.ilk.intermediate;
ed4a6a7c
MR		 3923 ilk_program_watermarks(dev_priv);
3924 mutex_unlock(&dev_priv->wm.wm_mutex);
3925}
bf220452 3926
ed4a6a7c
MR		 3927static void ilk_optimize_watermarks(struct intel_crtc_state *cstate)
3928{
3929 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
3930 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
bf220452 3931
ed4a6a7c
MR		 3932 mutex_lock(&dev_priv->wm.wm_mutex);
3933 if (cstate->wm.need_postvbl_update) {
e8f1f02e 3934 intel_crtc->wm.active.ilk = cstate->wm.ilk.optimal;
ed4a6a7c
MR		 3935 ilk_program_watermarks(dev_priv);
3936 }
3937 mutex_unlock(&dev_priv->wm.wm_mutex);
b9d5c839
VS		 3938}
3939
3078999f
PB		 3940static void skl_pipe_wm_active_state(uint32_t val,
3941 struct skl_pipe_wm *active,
3942 bool is_transwm,
3943 bool is_cursor,
3944 int i,
3945 int level)
3946{
3947 bool is_enabled = (val & PLANE_WM_EN) != 0;
3948
3949 if (!is_transwm) {
3950 if (!is_cursor) {
3951 active->wm[level].plane_en[i] = is_enabled;
3952 active->wm[level].plane_res_b[i] =
3953 val & PLANE_WM_BLOCKS_MASK;
3954 active->wm[level].plane_res_l[i] =
3955 (val >> PLANE_WM_LINES_SHIFT) &
3956 PLANE_WM_LINES_MASK;
3957 } else {
4969d33e
MR		 3958 active->wm[level].plane_en[PLANE_CURSOR] = is_enabled;
3959 active->wm[level].plane_res_b[PLANE_CURSOR] =
3078999f 3960 val & PLANE_WM_BLOCKS_MASK;
4969d33e 3961 active->wm[level].plane_res_l[PLANE_CURSOR] =
3078999f
PB		 3962 (val >> PLANE_WM_LINES_SHIFT) &
3963 PLANE_WM_LINES_MASK;
3964 }
3965 } else {
3966 if (!is_cursor) {
3967 active->trans_wm.plane_en[i] = is_enabled;
3968 active->trans_wm.plane_res_b[i] =
3969 val & PLANE_WM_BLOCKS_MASK;
3970 active->trans_wm.plane_res_l[i] =
3971 (val >> PLANE_WM_LINES_SHIFT) &
3972 PLANE_WM_LINES_MASK;
3973 } else {
4969d33e
MR		 3974 active->trans_wm.plane_en[PLANE_CURSOR] = is_enabled;
3975 active->trans_wm.plane_res_b[PLANE_CURSOR] =
3078999f 3976 val & PLANE_WM_BLOCKS_MASK;
4969d33e 3977 active->trans_wm.plane_res_l[PLANE_CURSOR] =
3078999f
PB		 3978 (val >> PLANE_WM_LINES_SHIFT) &
3979 PLANE_WM_LINES_MASK;
3980 }
3981 }
3982}
3983
3984static void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc)
3985{
3986 struct drm_device *dev = crtc->dev;
3987 struct drm_i915_private *dev_priv = dev->dev_private;
3988 struct skl_wm_values *hw = &dev_priv->wm.skl_hw;
3989 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4e0963c7 3990 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 3991 struct skl_pipe_wm *active = &cstate->wm.skl.optimal;
3078999f
PB		 3992 enum pipe pipe = intel_crtc->pipe;
3993 int level, i, max_level;
3994 uint32_t temp;
3995
3996 max_level = ilk_wm_max_level(dev);
3997
3998 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
3999
4000 for (level = 0; level <= max_level; level++) {
4001 for (i = 0; i < intel_num_planes(intel_crtc); i++)
4002 hw->plane[pipe][i][level] =
4003 I915_READ(PLANE_WM(pipe, i, level));
4969d33e 4004 hw->plane[pipe][PLANE_CURSOR][level] = I915_READ(CUR_WM(pipe, level));
3078999f
PB		 4005 }
4006
4007 for (i = 0; i < intel_num_planes(intel_crtc); i++)
4008 hw->plane_trans[pipe][i] = I915_READ(PLANE_WM_TRANS(pipe, i));
4969d33e 4009 hw->plane_trans[pipe][PLANE_CURSOR] = I915_READ(CUR_WM_TRANS(pipe));
3078999f 4010
3ef00284 4011 if (!intel_crtc->active)
3078999f
PB		 4012 return;
4013
2b4b9f35 4014 hw->dirty_pipes |= drm_crtc_mask(crtc);
3078999f
PB		 4015
4016 active->linetime = hw->wm_linetime[pipe];
4017
4018 for (level = 0; level <= max_level; level++) {
4019 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
4020 temp = hw->plane[pipe][i][level];
4021 skl_pipe_wm_active_state(temp, active, false,
4022 false, i, level);
4023 }
4969d33e 4024 temp = hw->plane[pipe][PLANE_CURSOR][level];
3078999f
PB		 4025 skl_pipe_wm_active_state(temp, active, false, true, i, level);
4026 }
4027
4028 for (i = 0; i < intel_num_planes(intel_crtc); i++) {
4029 temp = hw->plane_trans[pipe][i];
4030 skl_pipe_wm_active_state(temp, active, true, false, i, 0);
4031 }
4032
4969d33e 4033 temp = hw->plane_trans[pipe][PLANE_CURSOR];
3078999f 4034 skl_pipe_wm_active_state(temp, active, true, true, i, 0);
4e0963c7
MR		 4035
4036 intel_crtc->wm.active.skl = *active;
3078999f
PB		 4037}
4038
4039void skl_wm_get_hw_state(struct drm_device *dev)
4040{
a269c583
DL		 4041 struct drm_i915_private *dev_priv = dev->dev_private;
4042 struct skl_ddb_allocation *ddb = &dev_priv->wm.skl_hw.ddb;
3078999f 4043 struct drm_crtc *crtc;
a1de91e5 4044 struct intel_crtc *intel_crtc;
3078999f 4045
a269c583 4046 skl_ddb_get_hw_state(dev_priv, ddb);
3078999f
PB		 4047 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head)
4048 skl_pipe_wm_get_hw_state(crtc);
a1de91e5 4049
279e99d7
MR		 4050 if (dev_priv->active_crtcs) {
4051 /* Fully recompute DDB on first atomic commit */
4052 dev_priv->wm.distrust_bios_wm = true;
4053 } else {
4054 /* Easy/common case; just sanitize DDB now if everything off */
4055 memset(ddb, 0, sizeof(*ddb));
4056 }
4057
a1de91e5
MR		 4058 /* Calculate plane data rates */
4059 for_each_intel_crtc(dev, intel_crtc) {
4060 struct intel_crtc_state *cstate = intel_crtc->config;
4061 struct intel_plane *intel_plane;
4062
4063 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
4064 const struct drm_plane_state *pstate =
4065 intel_plane->base.state;
4066 int id = skl_wm_plane_id(intel_plane);
4067
4068 cstate->wm.skl.plane_data_rate[id] =
4069 skl_plane_relative_data_rate(cstate, pstate, 0);
4070 cstate->wm.skl.plane_y_data_rate[id] =
4071 skl_plane_relative_data_rate(cstate, pstate, 1);
4072 }
4073 }
3078999f
PB		 4074}
4075
243e6a44
VS		 4076static void ilk_pipe_wm_get_hw_state(struct drm_crtc *crtc)
4077{
4078 struct drm_device *dev = crtc->dev;
4079 struct drm_i915_private *dev_priv = dev->dev_private;
820c1980 4080 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44 4081 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4e0963c7 4082 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 4083 struct intel_pipe_wm *active = &cstate->wm.ilk.optimal;
243e6a44 4084 enum pipe pipe = intel_crtc->pipe;
f0f59a00 4085 static const i915_reg_t wm0_pipe_reg[] = {
243e6a44
VS		 4086 [PIPE_A] = WM0_PIPEA_ILK,
4087 [PIPE_B] = WM0_PIPEB_ILK,
4088 [PIPE_C] = WM0_PIPEC_IVB,
4089 };
4090
4091 hw->wm_pipe[pipe] = I915_READ(wm0_pipe_reg[pipe]);
a42a5719 4092 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ce0e0713 4093 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
243e6a44 4094
3ef00284 4095 active->pipe_enabled = intel_crtc->active;
2a44b76b
VS		 4096
4097 if (active->pipe_enabled) {
243e6a44
VS		 4098 u32 tmp = hw->wm_pipe[pipe];
4099
4100 /*
4101 * For active pipes LP0 watermark is marked as
4102 * enabled, and LP1+ watermaks as disabled since
4103 * we can't really reverse compute them in case
4104 * multiple pipes are active.
4105 */
4106 active->wm[0].enable = true;
4107 active->wm[0].pri_val = (tmp & WM0_PIPE_PLANE_MASK) >> WM0_PIPE_PLANE_SHIFT;
4108 active->wm[0].spr_val = (tmp & WM0_PIPE_SPRITE_MASK) >> WM0_PIPE_SPRITE_SHIFT;
4109 active->wm[0].cur_val = tmp & WM0_PIPE_CURSOR_MASK;
4110 active->linetime = hw->wm_linetime[pipe];
4111 } else {
4112 int level, max_level = ilk_wm_max_level(dev);
4113
4114 /*
4115 * For inactive pipes, all watermark levels
4116 * should be marked as enabled but zeroed,
4117 * which is what we'd compute them to.
4118 */
4119 for (level = 0; level <= max_level; level++)
4120 active->wm[level].enable = true;
4121 }
4e0963c7
MR		 4122
4123 intel_crtc->wm.active.ilk = *active;
243e6a44
VS		 4124}
4125
6eb1a681
VS		 4126#define _FW_WM(value, plane) \
4127 (((value) & DSPFW_ ## plane ## _MASK) >> DSPFW_ ## plane ## _SHIFT)
4128#define _FW_WM_VLV(value, plane) \
4129 (((value) & DSPFW_ ## plane ## _MASK_VLV) >> DSPFW_ ## plane ## _SHIFT)
4130
4131static void vlv_read_wm_values(struct drm_i915_private *dev_priv,
4132 struct vlv_wm_values *wm)
4133{
4134 enum pipe pipe;
4135 uint32_t tmp;
4136
4137 for_each_pipe(dev_priv, pipe) {
4138 tmp = I915_READ(VLV_DDL(pipe));
4139
4140 wm->ddl[pipe].primary =
4141 (tmp >> DDL_PLANE_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4142 wm->ddl[pipe].cursor =
4143 (tmp >> DDL_CURSOR_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4144 wm->ddl[pipe].sprite[0] =
4145 (tmp >> DDL_SPRITE_SHIFT(0)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4146 wm->ddl[pipe].sprite[1] =
4147 (tmp >> DDL_SPRITE_SHIFT(1)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4148 }
4149
4150 tmp = I915_READ(DSPFW1);
4151 wm->sr.plane = _FW_WM(tmp, SR);
4152 wm->pipe[PIPE_B].cursor = _FW_WM(tmp, CURSORB);
4153 wm->pipe[PIPE_B].primary = _FW_WM_VLV(tmp, PLANEB);
4154 wm->pipe[PIPE_A].primary = _FW_WM_VLV(tmp, PLANEA);
4155
4156 tmp = I915_READ(DSPFW2);
4157 wm->pipe[PIPE_A].sprite[1] = _FW_WM_VLV(tmp, SPRITEB);
4158 wm->pipe[PIPE_A].cursor = _FW_WM(tmp, CURSORA);
4159 wm->pipe[PIPE_A].sprite[0] = _FW_WM_VLV(tmp, SPRITEA);
4160
4161 tmp = I915_READ(DSPFW3);
4162 wm->sr.cursor = _FW_WM(tmp, CURSOR_SR);
4163
4164 if (IS_CHERRYVIEW(dev_priv)) {
4165 tmp = I915_READ(DSPFW7_CHV);
4166 wm->pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);
4167 wm->pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);
4168
4169 tmp = I915_READ(DSPFW8_CHV);
4170 wm->pipe[PIPE_C].sprite[1] = _FW_WM_VLV(tmp, SPRITEF);
4171 wm->pipe[PIPE_C].sprite[0] = _FW_WM_VLV(tmp, SPRITEE);
4172
4173 tmp = I915_READ(DSPFW9_CHV);
4174 wm->pipe[PIPE_C].primary = _FW_WM_VLV(tmp, PLANEC);
4175 wm->pipe[PIPE_C].cursor = _FW_WM(tmp, CURSORC);
4176
4177 tmp = I915_READ(DSPHOWM);
4178 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
4179 wm->pipe[PIPE_C].sprite[1] |= _FW_WM(tmp, SPRITEF_HI) << 8;
4180 wm->pipe[PIPE_C].sprite[0] |= _FW_WM(tmp, SPRITEE_HI) << 8;
4181 wm->pipe[PIPE_C].primary |= _FW_WM(tmp, PLANEC_HI) << 8;
4182 wm->pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4183 wm->pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4184 wm->pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) << 8;
4185 wm->pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4186 wm->pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4187 wm->pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) << 8;
4188 } else {
4189 tmp = I915_READ(DSPFW7);
4190 wm->pipe[PIPE_B].sprite[1] = _FW_WM_VLV(tmp, SPRITED);
4191 wm->pipe[PIPE_B].sprite[0] = _FW_WM_VLV(tmp, SPRITEC);
4192
4193 tmp = I915_READ(DSPHOWM);
4194 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
4195 wm->pipe[PIPE_B].sprite[1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4196 wm->pipe[PIPE_B].sprite[0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4197 wm->pipe[PIPE_B].primary |= _FW_WM(tmp, PLANEB_HI) << 8;
4198 wm->pipe[PIPE_A].sprite[1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4199 wm->pipe[PIPE_A].sprite[0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4200 wm->pipe[PIPE_A].primary |= _FW_WM(tmp, PLANEA_HI) << 8;
4201 }
4202}
4203
4204#undef _FW_WM
4205#undef _FW_WM_VLV
4206
4207void vlv_wm_get_hw_state(struct drm_device *dev)
4208{
4209 struct drm_i915_private *dev_priv = to_i915(dev);
4210 struct vlv_wm_values *wm = &dev_priv->wm.vlv;
4211 struct intel_plane *plane;
4212 enum pipe pipe;
4213 u32 val;
4214
4215 vlv_read_wm_values(dev_priv, wm);
4216
4217 for_each_intel_plane(dev, plane) {
4218 switch (plane->base.type) {
4219 int sprite;
4220 case DRM_PLANE_TYPE_CURSOR:
4221 plane->wm.fifo_size = 63;
4222 break;
4223 case DRM_PLANE_TYPE_PRIMARY:
4224 plane->wm.fifo_size = vlv_get_fifo_size(dev, plane->pipe, 0);
4225 break;
4226 case DRM_PLANE_TYPE_OVERLAY:
4227 sprite = plane->plane;
4228 plane->wm.fifo_size = vlv_get_fifo_size(dev, plane->pipe, sprite + 1);
4229 break;
4230 }
4231 }
4232
4233 wm->cxsr = I915_READ(FW_BLC_SELF_VLV) & FW_CSPWRDWNEN;
4234 wm->level = VLV_WM_LEVEL_PM2;
4235
4236 if (IS_CHERRYVIEW(dev_priv)) {
4237 mutex_lock(&dev_priv->rps.hw_lock);
4238
4239 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4240 if (val & DSP_MAXFIFO_PM5_ENABLE)
4241 wm->level = VLV_WM_LEVEL_PM5;
4242
58590c14
VS		 4243 /*
4244 * If DDR DVFS is disabled in the BIOS, Punit
4245 * will never ack the request. So if that happens
4246 * assume we don't have to enable/disable DDR DVFS
4247 * dynamically. To test that just set the REQ_ACK
4248 * bit to poke the Punit, but don't change the
4249 * HIGH/LOW bits so that we don't actually change
4250 * the current state.
4251 */
6eb1a681 4252 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
58590c14
VS		 4253 val |= FORCE_DDR_FREQ_REQ_ACK;
4254 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
4255
4256 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
4257 FORCE_DDR_FREQ_REQ_ACK) == 0, 3)) {
4258 DRM_DEBUG_KMS("Punit not acking DDR DVFS request, "
4259 "assuming DDR DVFS is disabled\n");
4260 dev_priv->wm.max_level = VLV_WM_LEVEL_PM5;
4261 } else {
4262 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
4263 if ((val & FORCE_DDR_HIGH_FREQ) == 0)
4264 wm->level = VLV_WM_LEVEL_DDR_DVFS;
4265 }
6eb1a681
VS		 4266
4267 mutex_unlock(&dev_priv->rps.hw_lock);
4268 }
4269
4270 for_each_pipe(dev_priv, pipe)
4271 DRM_DEBUG_KMS("Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n",
4272 pipe_name(pipe), wm->pipe[pipe].primary, wm->pipe[pipe].cursor,
4273 wm->pipe[pipe].sprite[0], wm->pipe[pipe].sprite[1]);
4274
4275 DRM_DEBUG_KMS("Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n",
4276 wm->sr.plane, wm->sr.cursor, wm->level, wm->cxsr);
4277}
4278
243e6a44
VS		 4279void ilk_wm_get_hw_state(struct drm_device *dev)
4280{
4281 struct drm_i915_private *dev_priv = dev->dev_private;
820c1980 4282 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44
VS		 4283 struct drm_crtc *crtc;
4284
70e1e0ec 4285 for_each_crtc(dev, crtc)
243e6a44
VS		 4286 ilk_pipe_wm_get_hw_state(crtc);
4287
4288 hw->wm_lp[0] = I915_READ(WM1_LP_ILK);
4289 hw->wm_lp[1] = I915_READ(WM2_LP_ILK);
4290 hw->wm_lp[2] = I915_READ(WM3_LP_ILK);
4291
4292 hw->wm_lp_spr[0] = I915_READ(WM1S_LP_ILK);
cfa7698b
VS		 4293 if (INTEL_INFO(dev)->gen >= 7) {
4294 hw->wm_lp_spr[1] = I915_READ(WM2S_LP_IVB);
4295 hw->wm_lp_spr[2] = I915_READ(WM3S_LP_IVB);
4296 }
243e6a44 4297
a42a5719 4298 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ac9545fd
VS		 4299 hw->partitioning = (I915_READ(WM_MISC) & WM_MISC_DATA_PARTITION_5_6) ?
4300 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
4301 else if (IS_IVYBRIDGE(dev))
4302 hw->partitioning = (I915_READ(DISP_ARB_CTL2) & DISP_DATA_PARTITION_5_6) ?
4303 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
243e6a44
VS		 4304
4305 hw->enable_fbc_wm =
4306 !(I915_READ(DISP_ARB_CTL) & DISP_FBC_WM_DIS);
4307}
4308
b445e3b0
ED		 4309/**
4310 * intel_update_watermarks - update FIFO watermark values based on current modes
4311 *
4312 * Calculate watermark values for the various WM regs based on current mode
4313 * and plane configuration.
4314 *
4315 * There are several cases to deal with here:
4316 * - normal (i.e. non-self-refresh)
4317 * - self-refresh (SR) mode
4318 * - lines are large relative to FIFO size (buffer can hold up to 2)
4319 * - lines are small relative to FIFO size (buffer can hold more than 2
4320 * lines), so need to account for TLB latency
4321 *
4322 * The normal calculation is:
4323 * watermark = dotclock * bytes per pixel * latency
4324 * where latency is platform & configuration dependent (we assume pessimal
4325 * values here).
4326 *
4327 * The SR calculation is:
4328 * watermark = (trunc(latency/line time)+1) * surface width *
4329 * bytes per pixel
4330 * where
4331 * line time = htotal / dotclock
4332 * surface width = hdisplay for normal plane and 64 for cursor
4333 * and latency is assumed to be high, as above.
4334 *
4335 * The final value programmed to the register should always be rounded up,
4336 * and include an extra 2 entries to account for clock crossings.
4337 *
4338 * We don't use the sprite, so we can ignore that. And on Crestline we have
4339 * to set the non-SR watermarks to 8.
4340 */
46ba614c 4341void intel_update_watermarks(struct drm_crtc *crtc)
b445e3b0 4342{
46ba614c 4343 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
b445e3b0
ED		 4344
4345 if (dev_priv->display.update_wm)
46ba614c 4346 dev_priv->display.update_wm(crtc);
b445e3b0
ED		 4347}
4348
e2828914 4349/*
9270388e 4350 * Lock protecting IPS related data structures
9270388e
DV		 4351 */
4352DEFINE_SPINLOCK(mchdev_lock);
4353
4354/* Global for IPS driver to get at the current i915 device. Protected by
4355 * mchdev_lock. */
4356static struct drm_i915_private *i915_mch_dev;
4357
91d14251 4358bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4359{
2b4e57bd
ED		 4360 u16 rgvswctl;
4361
9270388e
DV		 4362 assert_spin_locked(&mchdev_lock);
4363
2b4e57bd
ED		 4364 rgvswctl = I915_READ16(MEMSWCTL);
4365 if (rgvswctl & MEMCTL_CMD_STS) {
4366 DRM_DEBUG("gpu busy, RCS change rejected\n");
4367 return false; /* still busy with another command */
4368 }
4369
4370 rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
4371 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
4372 I915_WRITE16(MEMSWCTL, rgvswctl);
4373 POSTING_READ16(MEMSWCTL);
4374
4375 rgvswctl |= MEMCTL_CMD_STS;
4376 I915_WRITE16(MEMSWCTL, rgvswctl);
4377
4378 return true;
4379}
4380
91d14251 4381static void ironlake_enable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4382{
84f1b20f 4383 u32 rgvmodectl;
2b4e57bd
ED		 4384 u8 fmax, fmin, fstart, vstart;
4385
9270388e
DV		 4386 spin_lock_irq(&mchdev_lock);
4387
84f1b20f
TU		 4388 rgvmodectl = I915_READ(MEMMODECTL);
4389
2b4e57bd
ED		 4390 /* Enable temp reporting */
4391 I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
4392 I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
4393
4394 /* 100ms RC evaluation intervals */
4395 I915_WRITE(RCUPEI, 100000);
4396 I915_WRITE(RCDNEI, 100000);
4397
4398 /* Set max/min thresholds to 90ms and 80ms respectively */
4399 I915_WRITE(RCBMAXAVG, 90000);
4400 I915_WRITE(RCBMINAVG, 80000);
4401
4402 I915_WRITE(MEMIHYST, 1);
4403
4404 /* Set up min, max, and cur for interrupt handling */
4405 fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
4406 fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
4407 fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
4408 MEMMODE_FSTART_SHIFT;
4409
616847e7 4410 vstart = (I915_READ(PXVFREQ(fstart)) & PXVFREQ_PX_MASK) >>
2b4e57bd
ED		 4411 PXVFREQ_PX_SHIFT;
4412
20e4d407
DV		 4413 dev_priv->ips.fmax = fmax; /* IPS callback will increase this */
4414 dev_priv->ips.fstart = fstart;
2b4e57bd 4415
20e4d407
DV		 4416 dev_priv->ips.max_delay = fstart;
4417 dev_priv->ips.min_delay = fmin;
4418 dev_priv->ips.cur_delay = fstart;
2b4e57bd
ED		 4419
4420 DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
4421 fmax, fmin, fstart);
4422
4423 I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
4424
4425 /*
4426 * Interrupts will be enabled in ironlake_irq_postinstall
4427 */
4428
4429 I915_WRITE(VIDSTART, vstart);
4430 POSTING_READ(VIDSTART);
4431
4432 rgvmodectl |= MEMMODE_SWMODE_EN;
4433 I915_WRITE(MEMMODECTL, rgvmodectl);
4434
9270388e 4435 if (wait_for_atomic((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
2b4e57bd 4436 DRM_ERROR("stuck trying to change perf mode\n");
dd92d8de 4437 mdelay(1);
2b4e57bd 4438
91d14251 4439 ironlake_set_drps(dev_priv, fstart);
2b4e57bd 4440
7d81c3e0
VS		 4441 dev_priv->ips.last_count1 = I915_READ(DMIEC) +
4442 I915_READ(DDREC) + I915_READ(CSIEC);
20e4d407 4443 dev_priv->ips.last_time1 = jiffies_to_msecs(jiffies);
7d81c3e0 4444 dev_priv->ips.last_count2 = I915_READ(GFXEC);
5ed0bdf2 4445 dev_priv->ips.last_time2 = ktime_get_raw_ns();
9270388e
DV		 4446
4447 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4448}
4449
91d14251 4450static void ironlake_disable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4451{
9270388e
DV		 4452 u16 rgvswctl;
4453
4454 spin_lock_irq(&mchdev_lock);
4455
4456 rgvswctl = I915_READ16(MEMSWCTL);
2b4e57bd
ED		 4457
4458 /* Ack interrupts, disable EFC interrupt */
4459 I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
4460 I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
4461 I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
4462 I915_WRITE(DEIIR, DE_PCU_EVENT);
4463 I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
4464
4465 /* Go back to the starting frequency */
91d14251 4466 ironlake_set_drps(dev_priv, dev_priv->ips.fstart);
dd92d8de 4467 mdelay(1);
2b4e57bd
ED		 4468 rgvswctl |= MEMCTL_CMD_STS;
4469 I915_WRITE(MEMSWCTL, rgvswctl);
dd92d8de 4470 mdelay(1);
2b4e57bd 4471
9270388e 4472 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4473}
4474
acbe9475
DV		 4475/* There's a funny hw issue where the hw returns all 0 when reading from
4476 * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value
4477 * ourselves, instead of doing a rmw cycle (which might result in us clearing
4478 * all limits and the gpu stuck at whatever frequency it is at atm).
4479 */
74ef1173 4480static u32 intel_rps_limits(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4481{
7b9e0ae6 4482 u32 limits;
2b4e57bd 4483
20b46e59
DV		 4484 /* Only set the down limit when we've reached the lowest level to avoid
4485 * getting more interrupts, otherwise leave this clear. This prevents a
4486 * race in the hw when coming out of rc6: There's a tiny window where
4487 * the hw runs at the minimal clock before selecting the desired
4488 * frequency, if the down threshold expires in that window we will not
4489 * receive a down interrupt. */
2d1fe073 4490 if (IS_GEN9(dev_priv)) {
74ef1173
AG		 4491 limits = (dev_priv->rps.max_freq_softlimit) << 23;
4492 if (val <= dev_priv->rps.min_freq_softlimit)
4493 limits |= (dev_priv->rps.min_freq_softlimit) << 14;
4494 } else {
4495 limits = dev_priv->rps.max_freq_softlimit << 24;
4496 if (val <= dev_priv->rps.min_freq_softlimit)
4497 limits |= dev_priv->rps.min_freq_softlimit << 16;
4498 }
20b46e59
DV		 4499
4500 return limits;
4501}
4502
dd75fdc8
CW		 4503static void gen6_set_rps_thresholds(struct drm_i915_private *dev_priv, u8 val)
4504{
4505 int new_power;
8a586437
AG		 4506 u32 threshold_up = 0, threshold_down = 0; /* in % */
4507 u32 ei_up = 0, ei_down = 0;
dd75fdc8
CW		 4508
4509 new_power = dev_priv->rps.power;
4510 switch (dev_priv->rps.power) {
4511 case LOW_POWER:
b39fb297 4512 if (val > dev_priv->rps.efficient_freq + 1 && val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4513 new_power = BETWEEN;
4514 break;
4515
4516 case BETWEEN:
b39fb297 4517 if (val <= dev_priv->rps.efficient_freq && val < dev_priv->rps.cur_freq)
dd75fdc8 4518 new_power = LOW_POWER;
b39fb297 4519 else if (val >= dev_priv->rps.rp0_freq && val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4520 new_power = HIGH_POWER;
4521 break;
4522
4523 case HIGH_POWER:
b39fb297 4524 if (val < (dev_priv->rps.rp1_freq + dev_priv->rps.rp0_freq) >> 1 && val < dev_priv->rps.cur_freq)
dd75fdc8
CW		 4525 new_power = BETWEEN;
4526 break;
4527 }
4528 /* Max/min bins are special */
aed242ff 4529 if (val <= dev_priv->rps.min_freq_softlimit)
dd75fdc8 4530 new_power = LOW_POWER;
aed242ff 4531 if (val >= dev_priv->rps.max_freq_softlimit)
dd75fdc8
CW		 4532 new_power = HIGH_POWER;
4533 if (new_power == dev_priv->rps.power)
4534 return;
4535
4536 /* Note the units here are not exactly 1us, but 1280ns. */
4537 switch (new_power) {
4538 case LOW_POWER:
4539 /* Upclock if more than 95% busy over 16ms */
8a586437
AG		 4540 ei_up = 16000;
4541 threshold_up = 95;
dd75fdc8
CW		 4542
4543 /* Downclock if less than 85% busy over 32ms */
8a586437
AG		 4544 ei_down = 32000;
4545 threshold_down = 85;
dd75fdc8
CW		 4546 break;
4547
4548 case BETWEEN:
4549 /* Upclock if more than 90% busy over 13ms */
8a586437
AG		 4550 ei_up = 13000;
4551 threshold_up = 90;
dd75fdc8
CW		 4552
4553 /* Downclock if less than 75% busy over 32ms */
8a586437
AG		 4554 ei_down = 32000;
4555 threshold_down = 75;
dd75fdc8
CW		 4556 break;
4557
4558 case HIGH_POWER:
4559 /* Upclock if more than 85% busy over 10ms */
8a586437
AG		 4560 ei_up = 10000;
4561 threshold_up = 85;
dd75fdc8
CW		 4562
4563 /* Downclock if less than 60% busy over 32ms */
8a586437
AG		 4564 ei_down = 32000;
4565 threshold_down = 60;
dd75fdc8
CW		 4566 break;
4567 }
4568
8a586437
AG		 4569 I915_WRITE(GEN6_RP_UP_EI,
4570 GT_INTERVAL_FROM_US(dev_priv, ei_up));
4571 I915_WRITE(GEN6_RP_UP_THRESHOLD,
4572 GT_INTERVAL_FROM_US(dev_priv, (ei_up * threshold_up / 100)));
4573
4574 I915_WRITE(GEN6_RP_DOWN_EI,
4575 GT_INTERVAL_FROM_US(dev_priv, ei_down));
4576 I915_WRITE(GEN6_RP_DOWN_THRESHOLD,
4577 GT_INTERVAL_FROM_US(dev_priv, (ei_down * threshold_down / 100)));
4578
4579 I915_WRITE(GEN6_RP_CONTROL,
4580 GEN6_RP_MEDIA_TURBO |
4581 GEN6_RP_MEDIA_HW_NORMAL_MODE |
4582 GEN6_RP_MEDIA_IS_GFX |
4583 GEN6_RP_ENABLE |
4584 GEN6_RP_UP_BUSY_AVG |
4585 GEN6_RP_DOWN_IDLE_AVG);
4586
dd75fdc8 4587 dev_priv->rps.power = new_power;
8fb55197
CW		 4588 dev_priv->rps.up_threshold = threshold_up;
4589 dev_priv->rps.down_threshold = threshold_down;
dd75fdc8
CW		 4590 dev_priv->rps.last_adj = 0;
4591}
4592
2876ce73
CW		 4593static u32 gen6_rps_pm_mask(struct drm_i915_private *dev_priv, u8 val)
4594{
4595 u32 mask = 0;
4596
4597 if (val > dev_priv->rps.min_freq_softlimit)
6f4b12f8 4598 mask |= GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_DOWN_THRESHOLD | GEN6_PM_RP_DOWN_TIMEOUT;
2876ce73 4599 if (val < dev_priv->rps.max_freq_softlimit)
6f4b12f8 4600 mask |= GEN6_PM_RP_UP_EI_EXPIRED | GEN6_PM_RP_UP_THRESHOLD;
2876ce73 4601
7b3c29f6
CW		 4602 mask &= dev_priv->pm_rps_events;
4603
59d02a1f 4604 return gen6_sanitize_rps_pm_mask(dev_priv, ~mask);
2876ce73
CW		 4605}
4606
b8a5ff8d
JM		 4607/* gen6_set_rps is called to update the frequency request, but should also be
4608 * called when the range (min_delay and max_delay) is modified so that we can
4609 * update the GEN6_RP_INTERRUPT_LIMITS register accordingly. */
dc97997a 4610static void gen6_set_rps(struct drm_i915_private *dev_priv, u8 val)
20b46e59 4611{
23eafea6 4612 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 4613 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1))
23eafea6
SAK		 4614 return;
4615
4fc688ce 4616 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4617 WARN_ON(val > dev_priv->rps.max_freq);
4618 WARN_ON(val < dev_priv->rps.min_freq);
004777cb 4619
eb64cad1
CW		 4620 /* min/max delay may still have been modified so be sure to
4621 * write the limits value.
4622 */
4623 if (val != dev_priv->rps.cur_freq) {
4624 gen6_set_rps_thresholds(dev_priv, val);
b8a5ff8d 4625
dc97997a 4626 if (IS_GEN9(dev_priv))
5704195c
AG		 4627 I915_WRITE(GEN6_RPNSWREQ,
4628 GEN9_FREQUENCY(val));
dc97997a 4629 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
eb64cad1
CW		 4630 I915_WRITE(GEN6_RPNSWREQ,
4631 HSW_FREQUENCY(val));
4632 else
4633 I915_WRITE(GEN6_RPNSWREQ,
4634 GEN6_FREQUENCY(val) |
4635 GEN6_OFFSET(0) |
4636 GEN6_AGGRESSIVE_TURBO);
b8a5ff8d 4637 }
7b9e0ae6 4638
7b9e0ae6
CW		 4639 /* Make sure we continue to get interrupts
4640 * until we hit the minimum or maximum frequencies.
4641 */
74ef1173 4642 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS, intel_rps_limits(dev_priv, val));
2876ce73 4643 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
7b9e0ae6 4644
d5570a72
BW		 4645 POSTING_READ(GEN6_RPNSWREQ);
4646
b39fb297 4647 dev_priv->rps.cur_freq = val;
0f94592e 4648 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
2b4e57bd
ED		 4649}
4650
dc97997a 4651static void valleyview_set_rps(struct drm_i915_private *dev_priv, u8 val)
ffe02b40 4652{
ffe02b40 4653 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4654 WARN_ON(val > dev_priv->rps.max_freq);
4655 WARN_ON(val < dev_priv->rps.min_freq);
ffe02b40 4656
dc97997a 4657 if (WARN_ONCE(IS_CHERRYVIEW(dev_priv) && (val & 1),
ffe02b40
VS		 4658 "Odd GPU freq value\n"))
4659 val &= ~1;
4660
cd25dd5b
D		 4661 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
4662
8fb55197 4663 if (val != dev_priv->rps.cur_freq) {
ffe02b40 4664 vlv_punit_write(dev_priv, PUNIT_REG_GPU_FREQ_REQ, val);
8fb55197
CW		 4665 if (!IS_CHERRYVIEW(dev_priv))
4666 gen6_set_rps_thresholds(dev_priv, val);
4667 }
ffe02b40 4668
ffe02b40
VS		 4669 dev_priv->rps.cur_freq = val;
4670 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
4671}
4672
a7f6e231 4673/* vlv_set_rps_idle: Set the frequency to idle, if Gfx clocks are down
76c3552f
D		 4674 *
4675 * * If Gfx is Idle, then
a7f6e231
D		 4676 * 1. Forcewake Media well.
4677 * 2. Request idle freq.
4678 * 3. Release Forcewake of Media well.
76c3552f
D		 4679*/
4680static void vlv_set_rps_idle(struct drm_i915_private *dev_priv)
4681{
aed242ff 4682 u32 val = dev_priv->rps.idle_freq;
5549d25f 4683
aed242ff 4684 if (dev_priv->rps.cur_freq <= val)
76c3552f
D		 4685 return;
4686
a7f6e231
D		 4687 /* Wake up the media well, as that takes a lot less
4688 * power than the Render well. */
4689 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_MEDIA);
dc97997a 4690 valleyview_set_rps(dev_priv, val);
a7f6e231 4691 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_MEDIA);
76c3552f
D		 4692}
4693
43cf3bf0
CW		 4694void gen6_rps_busy(struct drm_i915_private *dev_priv)
4695{
4696 mutex_lock(&dev_priv->rps.hw_lock);
4697 if (dev_priv->rps.enabled) {
4698 if (dev_priv->pm_rps_events & (GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_UP_EI_EXPIRED))
4699 gen6_rps_reset_ei(dev_priv);
4700 I915_WRITE(GEN6_PMINTRMSK,
4701 gen6_rps_pm_mask(dev_priv, dev_priv->rps.cur_freq));
4702 }
4703 mutex_unlock(&dev_priv->rps.hw_lock);
4704}
4705
b29c19b6
CW		 4706void gen6_rps_idle(struct drm_i915_private *dev_priv)
4707{
4708 mutex_lock(&dev_priv->rps.hw_lock);
c0951f0c 4709 if (dev_priv->rps.enabled) {
dc97997a 4710 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
76c3552f 4711 vlv_set_rps_idle(dev_priv);
7526ed79 4712 else
dc97997a 4713 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
c0951f0c 4714 dev_priv->rps.last_adj = 0;
43cf3bf0 4715 I915_WRITE(GEN6_PMINTRMSK, 0xffffffff);
c0951f0c 4716 }
8d3afd7d 4717 mutex_unlock(&dev_priv->rps.hw_lock);
1854d5ca 4718
8d3afd7d 4719 spin_lock(&dev_priv->rps.client_lock);
1854d5ca
CW		 4720 while (!list_empty(&dev_priv->rps.clients))
4721 list_del_init(dev_priv->rps.clients.next);
8d3afd7d 4722 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 4723}
4724
1854d5ca 4725void gen6_rps_boost(struct drm_i915_private *dev_priv,
e61b9958
CW		 4726 struct intel_rps_client *rps,
4727 unsigned long submitted)
b29c19b6 4728{
8d3afd7d
CW		 4729 /* This is intentionally racy! We peek at the state here, then
4730 * validate inside the RPS worker.
4731 */
4732 if (!(dev_priv->mm.busy &&
4733 dev_priv->rps.enabled &&
4734 dev_priv->rps.cur_freq < dev_priv->rps.max_freq_softlimit))
4735 return;
43cf3bf0 4736
e61b9958
CW		 4737 /* Force a RPS boost (and don't count it against the client) if
4738 * the GPU is severely congested.
4739 */
d0bc54f2 4740 if (rps && time_after(jiffies, submitted + DRM_I915_THROTTLE_JIFFIES))
e61b9958
CW		 4741 rps = NULL;
4742
8d3afd7d
CW		 4743 spin_lock(&dev_priv->rps.client_lock);
4744 if (rps == NULL || list_empty(&rps->link)) {
4745 spin_lock_irq(&dev_priv->irq_lock);
4746 if (dev_priv->rps.interrupts_enabled) {
4747 dev_priv->rps.client_boost = true;
4748 queue_work(dev_priv->wq, &dev_priv->rps.work);
4749 }
4750 spin_unlock_irq(&dev_priv->irq_lock);
1854d5ca 4751
2e1b8730
CW		 4752 if (rps != NULL) {
4753 list_add(&rps->link, &dev_priv->rps.clients);
4754 rps->boosts++;
1854d5ca
CW		 4755 } else
4756 dev_priv->rps.boosts++;
c0951f0c 4757 }
8d3afd7d 4758 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 4759}
4760
dc97997a 4761void intel_set_rps(struct drm_i915_private *dev_priv, u8 val)
0a073b84 4762{
dc97997a
CW		 4763 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
4764 valleyview_set_rps(dev_priv, val);
ffe02b40 4765 else
dc97997a 4766 gen6_set_rps(dev_priv, val);
0a073b84
JB		 4767}
4768
dc97997a 4769static void gen9_disable_rc6(struct drm_i915_private *dev_priv)
20e49366 4770{
20e49366 4771 I915_WRITE(GEN6_RC_CONTROL, 0);
38c23527 4772 I915_WRITE(GEN9_PG_ENABLE, 0);
20e49366
ZW		 4773}
4774
dc97997a 4775static void gen9_disable_rps(struct drm_i915_private *dev_priv)
2030d684 4776{
2030d684
AG		 4777 I915_WRITE(GEN6_RP_CONTROL, 0);
4778}
4779
dc97997a 4780static void gen6_disable_rps(struct drm_i915_private *dev_priv)
d20d4f0c 4781{
d20d4f0c 4782 I915_WRITE(GEN6_RC_CONTROL, 0);
44fc7d5c 4783 I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
2030d684 4784 I915_WRITE(GEN6_RP_CONTROL, 0);
44fc7d5c
DV		 4785}
4786
dc97997a 4787static void cherryview_disable_rps(struct drm_i915_private *dev_priv)
38807746 4788{
38807746
D		 4789 I915_WRITE(GEN6_RC_CONTROL, 0);
4790}
4791
dc97997a 4792static void valleyview_disable_rps(struct drm_i915_private *dev_priv)
44fc7d5c 4793{
98a2e5f9
D		 4794 /* we're doing forcewake before Disabling RC6,
4795 * This what the BIOS expects when going into suspend */
59bad947 4796 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
98a2e5f9 4797
44fc7d5c 4798 I915_WRITE(GEN6_RC_CONTROL, 0);
d20d4f0c 4799
59bad947 4800 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
d20d4f0c
JB		 4801}
4802
dc97997a 4803static void intel_print_rc6_info(struct drm_i915_private *dev_priv, u32 mode)
dc39fff7 4804{
dc97997a 4805 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
91ca689a
ID		 4806 if (mode & (GEN7_RC_CTL_TO_MODE | GEN6_RC_CTL_EI_MODE(1)))
4807 mode = GEN6_RC_CTL_RC6_ENABLE;
4808 else
4809 mode = 0;
4810 }
dc97997a 4811 if (HAS_RC6p(dev_priv))
58abf1da 4812 DRM_DEBUG_KMS("Enabling RC6 states: RC6 %s RC6p %s RC6pp %s\n",
87ad3212
JN		 4813 onoff(mode & GEN6_RC_CTL_RC6_ENABLE),
4814 onoff(mode & GEN6_RC_CTL_RC6p_ENABLE),
4815 onoff(mode & GEN6_RC_CTL_RC6pp_ENABLE));
58abf1da
RV		 4816
4817 else
4818 DRM_DEBUG_KMS("Enabling RC6 states: RC6 %s\n",
87ad3212 4819 onoff(mode & GEN6_RC_CTL_RC6_ENABLE));
dc39fff7
BW		 4820}
4821
dc97997a 4822static bool bxt_check_bios_rc6_setup(struct drm_i915_private *dev_priv)
274008e8 4823{
72e96d64 4824 struct i915_ggtt *ggtt = &dev_priv->ggtt;
274008e8
SAK		 4825 bool enable_rc6 = true;
4826 unsigned long rc6_ctx_base;
4827
4828 if (!(I915_READ(RC6_LOCATION) & RC6_CTX_IN_DRAM)) {
4829 DRM_DEBUG_KMS("RC6 Base location not set properly.\n");
4830 enable_rc6 = false;
4831 }
4832
4833 /*
4834 * The exact context size is not known for BXT, so assume a page size
4835 * for this check.
4836 */
4837 rc6_ctx_base = I915_READ(RC6_CTX_BASE) & RC6_CTX_BASE_MASK;
72e96d64
JL		 4838 if (!((rc6_ctx_base >= ggtt->stolen_reserved_base) &&
4839 (rc6_ctx_base + PAGE_SIZE <= ggtt->stolen_reserved_base +
4840 ggtt->stolen_reserved_size))) {
274008e8
SAK		 4841 DRM_DEBUG_KMS("RC6 Base address not as expected.\n");
4842 enable_rc6 = false;
4843 }
4844
4845 if (!(((I915_READ(PWRCTX_MAXCNT_RCSUNIT) & IDLE_TIME_MASK) > 1) &&
4846 ((I915_READ(PWRCTX_MAXCNT_VCSUNIT0) & IDLE_TIME_MASK) > 1) &&
4847 ((I915_READ(PWRCTX_MAXCNT_BCSUNIT) & IDLE_TIME_MASK) > 1) &&
4848 ((I915_READ(PWRCTX_MAXCNT_VECSUNIT) & IDLE_TIME_MASK) > 1))) {
4849 DRM_DEBUG_KMS("Engine Idle wait time not set properly.\n");
4850 enable_rc6 = false;
4851 }
4852
4853 if (!(I915_READ(GEN6_RC_CONTROL) & (GEN6_RC_CTL_RC6_ENABLE |
4854 GEN6_RC_CTL_HW_ENABLE)) &&
4855 ((I915_READ(GEN6_RC_CONTROL) & GEN6_RC_CTL_HW_ENABLE) ||
4856 !(I915_READ(GEN6_RC_STATE) & RC6_STATE))) {
4857 DRM_DEBUG_KMS("HW/SW RC6 is not enabled by BIOS.\n");
4858 enable_rc6 = false;
4859 }
4860
4861 return enable_rc6;
4862}
4863
dc97997a 4864int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6)
2b4e57bd 4865{
e7d66d89 4866 /* No RC6 before Ironlake and code is gone for ilk. */
dc97997a 4867 if (INTEL_INFO(dev_priv)->gen < 6)
e6069ca8
ID		 4868 return 0;
4869
274008e8
SAK		 4870 if (!enable_rc6)
4871 return 0;
4872
dc97997a 4873 if (IS_BROXTON(dev_priv) && !bxt_check_bios_rc6_setup(dev_priv)) {
274008e8
SAK		 4874 DRM_INFO("RC6 disabled by BIOS\n");
4875 return 0;
4876 }
4877
456470eb 4878 /* Respect the kernel parameter if it is set */
e6069ca8
ID		 4879 if (enable_rc6 >= 0) {
4880 int mask;
4881
dc97997a 4882 if (HAS_RC6p(dev_priv))
e6069ca8
ID		 4883 mask = INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE |
4884 INTEL_RC6pp_ENABLE;
4885 else
4886 mask = INTEL_RC6_ENABLE;
4887
4888 if ((enable_rc6 & mask) != enable_rc6)
8dfd1f04
DV		 4889 DRM_DEBUG_KMS("Adjusting RC6 mask to %d (requested %d, valid %d)\n",
4890 enable_rc6 & mask, enable_rc6, mask);
e6069ca8
ID		 4891
4892 return enable_rc6 & mask;
4893 }
2b4e57bd 4894
dc97997a 4895 if (IS_IVYBRIDGE(dev_priv))
cca84a1f 4896 return (INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE);
8bade1ad
BW		 4897
4898 return INTEL_RC6_ENABLE;
2b4e57bd
ED		 4899}
4900
dc97997a 4901static void gen6_init_rps_frequencies(struct drm_i915_private *dev_priv)
3280e8b0 4902{
93ee2920
TR		 4903 uint32_t rp_state_cap;
4904 u32 ddcc_status = 0;
4905 int ret;
4906
3280e8b0
BW		 4907 /* All of these values are in units of 50MHz */
4908 dev_priv->rps.cur_freq = 0;
93ee2920 4909 /* static values from HW: RP0 > RP1 > RPn (min_freq) */
dc97997a 4910 if (IS_BROXTON(dev_priv)) {
35040562
BP		 4911 rp_state_cap = I915_READ(BXT_RP_STATE_CAP);
4912 dev_priv->rps.rp0_freq = (rp_state_cap >> 16) & 0xff;
4913 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
4914 dev_priv->rps.min_freq = (rp_state_cap >> 0) & 0xff;
4915 } else {
4916 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
4917 dev_priv->rps.rp0_freq = (rp_state_cap >> 0) & 0xff;
4918 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
4919 dev_priv->rps.min_freq = (rp_state_cap >> 16) & 0xff;
4920 }
4921
3280e8b0
BW		 4922 /* hw_max = RP0 until we check for overclocking */
4923 dev_priv->rps.max_freq = dev_priv->rps.rp0_freq;
4924
93ee2920 4925 dev_priv->rps.efficient_freq = dev_priv->rps.rp1_freq;
dc97997a
CW		 4926 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv) ||
4927 IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
93ee2920
TR		 4928 ret = sandybridge_pcode_read(dev_priv,
4929 HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL,
4930 &ddcc_status);
4931 if (0 == ret)
4932 dev_priv->rps.efficient_freq =
46efa4ab
TR		 4933 clamp_t(u8,
4934 ((ddcc_status >> 8) & 0xff),
4935 dev_priv->rps.min_freq,
4936 dev_priv->rps.max_freq);
93ee2920
TR		 4937 }
4938
dc97997a 4939 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
c5e0688c
AG		 4940 /* Store the frequency values in 16.66 MHZ units, which is
4941 the natural hardware unit for SKL */
4942 dev_priv->rps.rp0_freq *= GEN9_FREQ_SCALER;
4943 dev_priv->rps.rp1_freq *= GEN9_FREQ_SCALER;
4944 dev_priv->rps.min_freq *= GEN9_FREQ_SCALER;
4945 dev_priv->rps.max_freq *= GEN9_FREQ_SCALER;
4946 dev_priv->rps.efficient_freq *= GEN9_FREQ_SCALER;
4947 }
4948
aed242ff
CW		 4949 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
4950
3280e8b0
BW		 4951 /* Preserve min/max settings in case of re-init */
4952 if (dev_priv->rps.max_freq_softlimit == 0)
4953 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
4954
93ee2920 4955 if (dev_priv->rps.min_freq_softlimit == 0) {
dc97997a 4956 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
93ee2920 4957 dev_priv->rps.min_freq_softlimit =
813b5e69
VS		 4958 max_t(int, dev_priv->rps.efficient_freq,
4959 intel_freq_opcode(dev_priv, 450));
93ee2920
TR		 4960 else
4961 dev_priv->rps.min_freq_softlimit =
4962 dev_priv->rps.min_freq;
4963 }
3280e8b0
BW		 4964}
4965
b6fef0ef 4966/* See the Gen9_GT_PM_Programming_Guide doc for the below */
dc97997a 4967static void gen9_enable_rps(struct drm_i915_private *dev_priv)
b6fef0ef 4968{
b6fef0ef
JB		 4969 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
4970
dc97997a 4971 gen6_init_rps_frequencies(dev_priv);
ba1c554c 4972
23eafea6 4973 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 4974 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
2030d684
AG		 4975 /*
4976 * BIOS could leave the Hw Turbo enabled, so need to explicitly
4977 * clear out the Control register just to avoid inconsitency
4978 * with debugfs interface, which will show Turbo as enabled
4979 * only and that is not expected by the User after adding the
4980 * WaGsvDisableTurbo. Apart from this there is no problem even
4981 * if the Turbo is left enabled in the Control register, as the
4982 * Up/Down interrupts would remain masked.
4983 */
dc97997a 4984 gen9_disable_rps(dev_priv);
23eafea6
SAK		 4985 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
4986 return;
4987 }
4988
0beb059a
AG		 4989 /* Program defaults and thresholds for RPS*/
4990 I915_WRITE(GEN6_RC_VIDEO_FREQ,
4991 GEN9_FREQUENCY(dev_priv->rps.rp1_freq));
4992
4993 /* 1 second timeout*/
4994 I915_WRITE(GEN6_RP_DOWN_TIMEOUT,
4995 GT_INTERVAL_FROM_US(dev_priv, 1000000));
4996
b6fef0ef 4997 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 0xa);
b6fef0ef 4998
0beb059a
AG		 4999 /* Leaning on the below call to gen6_set_rps to program/setup the
5000 * Up/Down EI & threshold registers, as well as the RP_CONTROL,
5001 * RP_INTERRUPT_LIMITS & RPNSWREQ registers */
5002 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5003 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
b6fef0ef
JB		 5004
5005 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
5006}
5007
dc97997a 5008static void gen9_enable_rc6(struct drm_i915_private *dev_priv)
20e49366 5009{
e2f80391 5010 struct intel_engine_cs *engine;
20e49366 5011 uint32_t rc6_mask = 0;
20e49366
ZW		 5012
5013 /* 1a: Software RC state - RC0 */
5014 I915_WRITE(GEN6_RC_STATE, 0);
5015
5016 /* 1b: Get forcewake during program sequence. Although the driver
5017 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5018 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5019
5020 /* 2a: Disable RC states. */
5021 I915_WRITE(GEN6_RC_CONTROL, 0);
5022
5023 /* 2b: Program RC6 thresholds.*/
63a4dec2
SAK		 5024
5025 /* WaRsDoubleRc6WrlWithCoarsePowerGating: Doubling WRL only when CPG is enabled */
dc97997a 5026 if (IS_SKYLAKE(dev_priv))
63a4dec2
SAK		 5027 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 108 << 16);
5028 else
5029 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 54 << 16);
20e49366
ZW		 5030 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5031 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
b4ac5afc 5032 for_each_engine(engine, dev_priv)
e2f80391 5033 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
97c322e7 5034
dc97997a 5035 if (HAS_GUC_UCODE(dev_priv))
97c322e7
SAK		 5036 I915_WRITE(GUC_MAX_IDLE_COUNT, 0xA);
5037
20e49366 5038 I915_WRITE(GEN6_RC_SLEEP, 0);
20e49366 5039
38c23527
ZW		 5040 /* 2c: Program Coarse Power Gating Policies. */
5041 I915_WRITE(GEN9_MEDIA_PG_IDLE_HYSTERESIS, 25);
5042 I915_WRITE(GEN9_RENDER_PG_IDLE_HYSTERESIS, 25);
5043
20e49366 5044 /* 3a: Enable RC6 */
dc97997a 5045 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
20e49366 5046 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
87ad3212 5047 DRM_INFO("RC6 %s\n", onoff(rc6_mask & GEN6_RC_CTL_RC6_ENABLE));
3e7732a0 5048 /* WaRsUseTimeoutMode */
dc97997a
CW		 5049 if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_D0) ||
5050 IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
3e7732a0 5051 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us */
e3429cd2
SAK		 5052 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5053 GEN7_RC_CTL_TO_MODE |
5054 rc6_mask);
3e7732a0
SAK		 5055 } else {
5056 I915_WRITE(GEN6_RC6_THRESHOLD, 37500); /* 37.5/125ms per EI */
e3429cd2
SAK		 5057 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5058 GEN6_RC_CTL_EI_MODE(1) |
5059 rc6_mask);
3e7732a0 5060 }
20e49366 5061
cb07bae0
SK		 5062 /*
5063 * 3b: Enable Coarse Power Gating only when RC6 is enabled.
f2d2fe95 5064 * WaRsDisableCoarsePowerGating:skl,bxt - Render/Media PG need to be disabled with RC6.
cb07bae0 5065 */
dc97997a 5066 if (NEEDS_WaRsDisableCoarsePowerGating(dev_priv))
f2d2fe95
SAK		 5067 I915_WRITE(GEN9_PG_ENABLE, 0);
5068 else
5069 I915_WRITE(GEN9_PG_ENABLE, (rc6_mask & GEN6_RC_CTL_RC6_ENABLE) ?
5070 (GEN9_RENDER_PG_ENABLE | GEN9_MEDIA_PG_ENABLE) : 0);
38c23527 5071
59bad947 5072 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5073}
5074
dc97997a 5075static void gen8_enable_rps(struct drm_i915_private *dev_priv)
6edee7f3 5076{
e2f80391 5077 struct intel_engine_cs *engine;
93ee2920 5078 uint32_t rc6_mask = 0;
6edee7f3
BW		 5079
5080 /* 1a: Software RC state - RC0 */
5081 I915_WRITE(GEN6_RC_STATE, 0);
5082
5083 /* 1c & 1d: Get forcewake during program sequence. Although the driver
5084 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5085 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5086
5087 /* 2a: Disable RC states. */
5088 I915_WRITE(GEN6_RC_CONTROL, 0);
5089
93ee2920 5090 /* Initialize rps frequencies */
dc97997a 5091 gen6_init_rps_frequencies(dev_priv);
6edee7f3
BW		 5092
5093 /* 2b: Program RC6 thresholds.*/
5094 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
5095 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5096 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
b4ac5afc 5097 for_each_engine(engine, dev_priv)
e2f80391 5098 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
6edee7f3 5099 I915_WRITE(GEN6_RC_SLEEP, 0);
dc97997a 5100 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5101 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us/1.28 for TO */
5102 else
5103 I915_WRITE(GEN6_RC6_THRESHOLD, 50000); /* 50/125ms per EI */
6edee7f3
BW		 5104
5105 /* 3: Enable RC6 */
dc97997a 5106 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6edee7f3 5107 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
dc97997a
CW		 5108 intel_print_rc6_info(dev_priv, rc6_mask);
5109 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5110 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5111 GEN7_RC_CTL_TO_MODE |
5112 rc6_mask);
5113 else
5114 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5115 GEN6_RC_CTL_EI_MODE(1) |
5116 rc6_mask);
6edee7f3
BW		 5117
5118 /* 4 Program defaults and thresholds for RPS*/
f9bdc585
BW		 5119 I915_WRITE(GEN6_RPNSWREQ,
5120 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
5121 I915_WRITE(GEN6_RC_VIDEO_FREQ,
5122 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
7526ed79
DV		 5123 /* NB: Docs say 1s, and 1000000 - which aren't equivalent */
5124 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 100000000 / 128); /* 1 second timeout */
5125
5126 /* Docs recommend 900MHz, and 300 MHz respectively */
5127 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
5128 dev_priv->rps.max_freq_softlimit << 24 |
5129 dev_priv->rps.min_freq_softlimit << 16);
5130
5131 I915_WRITE(GEN6_RP_UP_THRESHOLD, 7600000 / 128); /* 76ms busyness per EI, 90% */
5132 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 31300000 / 128); /* 313ms busyness per EI, 70%*/
5133 I915_WRITE(GEN6_RP_UP_EI, 66000); /* 84.48ms, XXX: random? */
5134 I915_WRITE(GEN6_RP_DOWN_EI, 350000); /* 448ms, XXX: random? */
5135
5136 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6edee7f3
BW		 5137
5138 /* 5: Enable RPS */
7526ed79
DV		 5139 I915_WRITE(GEN6_RP_CONTROL,
5140 GEN6_RP_MEDIA_TURBO |
5141 GEN6_RP_MEDIA_HW_NORMAL_MODE |
5142 GEN6_RP_MEDIA_IS_GFX |
5143 GEN6_RP_ENABLE |
5144 GEN6_RP_UP_BUSY_AVG |
5145 GEN6_RP_DOWN_IDLE_AVG);
5146
5147 /* 6: Ring frequency + overclocking (our driver does this later */
5148
c7f3153a 5149 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5150 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
7526ed79 5151
59bad947 5152 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5153}
5154
dc97997a 5155static void gen6_enable_rps(struct drm_i915_private *dev_priv)
2b4e57bd 5156{
e2f80391 5157 struct intel_engine_cs *engine;
d060c169 5158 u32 rc6vids, pcu_mbox = 0, rc6_mask = 0;
2b4e57bd 5159 u32 gtfifodbg;
2b4e57bd 5160 int rc6_mode;
b4ac5afc 5161 int ret;
2b4e57bd 5162
4fc688ce 5163 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5164
2b4e57bd
ED		 5165 /* Here begins a magic sequence of register writes to enable
5166 * auto-downclocking.
5167 *
5168 * Perhaps there might be some value in exposing these to
5169 * userspace...
5170 */
5171 I915_WRITE(GEN6_RC_STATE, 0);
2b4e57bd
ED		 5172
5173 /* Clear the DBG now so we don't confuse earlier errors */
297b32ec
VS		 5174 gtfifodbg = I915_READ(GTFIFODBG);
5175 if (gtfifodbg) {
2b4e57bd
ED		 5176 DRM_ERROR("GT fifo had a previous error %x\n", gtfifodbg);
5177 I915_WRITE(GTFIFODBG, gtfifodbg);
5178 }
5179
59bad947 5180 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
2b4e57bd 5181
93ee2920 5182 /* Initialize rps frequencies */
dc97997a 5183 gen6_init_rps_frequencies(dev_priv);
dd0a1aa1 5184
2b4e57bd
ED		 5185 /* disable the counters and set deterministic thresholds */
5186 I915_WRITE(GEN6_RC_CONTROL, 0);
5187
5188 I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
5189 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
5190 I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
5191 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
5192 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
5193
b4ac5afc 5194 for_each_engine(engine, dev_priv)
e2f80391 5195 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
2b4e57bd
ED		 5196
5197 I915_WRITE(GEN6_RC_SLEEP, 0);
5198 I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
dc97997a 5199 if (IS_IVYBRIDGE(dev_priv))
351aa566
SM		 5200 I915_WRITE(GEN6_RC6_THRESHOLD, 125000);
5201 else
5202 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
0920a487 5203 I915_WRITE(GEN6_RC6p_THRESHOLD, 150000);
2b4e57bd
ED		 5204 I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
5205
5a7dc92a 5206 /* Check if we are enabling RC6 */
dc97997a 5207 rc6_mode = intel_enable_rc6();
2b4e57bd
ED		 5208 if (rc6_mode & INTEL_RC6_ENABLE)
5209 rc6_mask |= GEN6_RC_CTL_RC6_ENABLE;
5210
5a7dc92a 5211 /* We don't use those on Haswell */
dc97997a 5212 if (!IS_HASWELL(dev_priv)) {
5a7dc92a
ED		 5213 if (rc6_mode & INTEL_RC6p_ENABLE)
5214 rc6_mask |= GEN6_RC_CTL_RC6p_ENABLE;
2b4e57bd 5215
5a7dc92a
ED		 5216 if (rc6_mode & INTEL_RC6pp_ENABLE)
5217 rc6_mask |= GEN6_RC_CTL_RC6pp_ENABLE;
5218 }
2b4e57bd 5219
dc97997a 5220 intel_print_rc6_info(dev_priv, rc6_mask);
2b4e57bd
ED		 5221
5222 I915_WRITE(GEN6_RC_CONTROL,
5223 rc6_mask |
5224 GEN6_RC_CTL_EI_MODE(1) |
5225 GEN6_RC_CTL_HW_ENABLE);
5226
dd75fdc8
CW		 5227 /* Power down if completely idle for over 50ms */
5228 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 50000);
2b4e57bd 5229 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
2b4e57bd 5230
42c0526c 5231 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_MIN_FREQ_TABLE, 0);
d060c169 5232 if (ret)
42c0526c 5233 DRM_DEBUG_DRIVER("Failed to set the min frequency\n");
d060c169
BW		 5234
5235 ret = sandybridge_pcode_read(dev_priv, GEN6_READ_OC_PARAMS, &pcu_mbox);
5236 if (!ret && (pcu_mbox & (1<<31))) { /* OC supported */
5237 DRM_DEBUG_DRIVER("Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n",
b39fb297 5238 (dev_priv->rps.max_freq_softlimit & 0xff) * 50,
d060c169 5239 (pcu_mbox & 0xff) * 50);
b39fb297 5240 dev_priv->rps.max_freq = pcu_mbox & 0xff;
2b4e57bd
ED		 5241 }
5242
dd75fdc8 5243 dev_priv->rps.power = HIGH_POWER; /* force a reset */
dc97997a 5244 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
2b4e57bd 5245
31643d54
BW		 5246 rc6vids = 0;
5247 ret = sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
dc97997a 5248 if (IS_GEN6(dev_priv) && ret) {
31643d54 5249 DRM_DEBUG_DRIVER("Couldn't check for BIOS workaround\n");
dc97997a 5250 } else if (IS_GEN6(dev_priv) && (GEN6_DECODE_RC6_VID(rc6vids & 0xff) < 450)) {
31643d54
BW		 5251 DRM_DEBUG_DRIVER("You should update your BIOS. Correcting minimum rc6 voltage (%dmV->%dmV)\n",
5252 GEN6_DECODE_RC6_VID(rc6vids & 0xff), 450);
5253 rc6vids &= 0xffff00;
5254 rc6vids |= GEN6_ENCODE_RC6_VID(450);
5255 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_RC6VIDS, rc6vids);
5256 if (ret)
5257 DRM_ERROR("Couldn't fix incorrect rc6 voltage\n");
5258 }
5259
59bad947 5260 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
2b4e57bd
ED		 5261}
5262
dc97997a 5263static void __gen6_update_ring_freq(struct drm_i915_private *dev_priv)
2b4e57bd
ED		 5264{
5265 int min_freq = 15;
3ebecd07
CW		 5266 unsigned int gpu_freq;
5267 unsigned int max_ia_freq, min_ring_freq;
4c8c7743 5268 unsigned int max_gpu_freq, min_gpu_freq;
2b4e57bd 5269 int scaling_factor = 180;
eda79642 5270 struct cpufreq_policy *policy;
2b4e57bd 5271
4fc688ce 5272 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5273
eda79642
BW		 5274 policy = cpufreq_cpu_get(0);
5275 if (policy) {
5276 max_ia_freq = policy->cpuinfo.max_freq;
5277 cpufreq_cpu_put(policy);
5278 } else {
5279 /*
5280 * Default to measured freq if none found, PCU will ensure we
5281 * don't go over
5282 */
2b4e57bd 5283 max_ia_freq = tsc_khz;
eda79642 5284 }
2b4e57bd
ED		 5285
5286 /* Convert from kHz to MHz */
5287 max_ia_freq /= 1000;
5288
153b4b95 5289 min_ring_freq = I915_READ(DCLK) & 0xf;
f6aca45c
BW		 5290 /* convert DDR frequency from units of 266.6MHz to bandwidth */
5291 min_ring_freq = mult_frac(min_ring_freq, 8, 3);
3ebecd07 5292
dc97997a 5293 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5294 /* Convert GT frequency to 50 HZ units */
5295 min_gpu_freq = dev_priv->rps.min_freq / GEN9_FREQ_SCALER;
5296 max_gpu_freq = dev_priv->rps.max_freq / GEN9_FREQ_SCALER;
5297 } else {
5298 min_gpu_freq = dev_priv->rps.min_freq;
5299 max_gpu_freq = dev_priv->rps.max_freq;
5300 }
5301
2b4e57bd
ED		 5302 /*
5303 * For each potential GPU frequency, load a ring frequency we'd like
5304 * to use for memory access. We do this by specifying the IA frequency
5305 * the PCU should use as a reference to determine the ring frequency.
5306 */
4c8c7743
AG		 5307 for (gpu_freq = max_gpu_freq; gpu_freq >= min_gpu_freq; gpu_freq--) {
5308 int diff = max_gpu_freq - gpu_freq;
3ebecd07
CW		 5309 unsigned int ia_freq = 0, ring_freq = 0;
5310
dc97997a 5311 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5312 /*
5313 * ring_freq = 2 * GT. ring_freq is in 100MHz units
5314 * No floor required for ring frequency on SKL.
5315 */
5316 ring_freq = gpu_freq;
dc97997a 5317 } else if (INTEL_INFO(dev_priv)->gen >= 8) {
46c764d4
BW		 5318 /* max(2 * GT, DDR). NB: GT is 50MHz units */
5319 ring_freq = max(min_ring_freq, gpu_freq);
dc97997a 5320 } else if (IS_HASWELL(dev_priv)) {
f6aca45c 5321 ring_freq = mult_frac(gpu_freq, 5, 4);
3ebecd07
CW		 5322 ring_freq = max(min_ring_freq, ring_freq);
5323 /* leave ia_freq as the default, chosen by cpufreq */
5324 } else {
5325 /* On older processors, there is no separate ring
5326 * clock domain, so in order to boost the bandwidth
5327 * of the ring, we need to upclock the CPU (ia_freq).
5328 *
5329 * For GPU frequencies less than 750MHz,
5330 * just use the lowest ring freq.
5331 */
5332 if (gpu_freq < min_freq)
5333 ia_freq = 800;
5334 else
5335 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
5336 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
5337 }
2b4e57bd 5338
42c0526c
BW		 5339 sandybridge_pcode_write(dev_priv,
5340 GEN6_PCODE_WRITE_MIN_FREQ_TABLE,
3ebecd07
CW		 5341 ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT |
5342 ring_freq << GEN6_PCODE_FREQ_RING_RATIO_SHIFT |
5343 gpu_freq);
2b4e57bd 5344 }
2b4e57bd
ED		 5345}
5346
dc97997a 5347void gen6_update_ring_freq(struct drm_i915_private *dev_priv)
c2bc2fc5 5348{
dc97997a 5349 if (!HAS_CORE_RING_FREQ(dev_priv))
c2bc2fc5
ID		 5350 return;
5351
5352 mutex_lock(&dev_priv->rps.hw_lock);
dc97997a 5353 __gen6_update_ring_freq(dev_priv);
c2bc2fc5
ID		 5354 mutex_unlock(&dev_priv->rps.hw_lock);
5355}
5356
03af2045 5357static int cherryview_rps_max_freq(struct drm_i915_private *dev_priv)
2b6b3a09
D		 5358{
5359 u32 val, rp0;
5360
5b5929cb 5361 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
2b6b3a09 5362
dc97997a 5363 switch (INTEL_INFO(dev_priv)->eu_total) {
5b5929cb
JN		 5364 case 8:
5365 /* (2 * 4) config */
5366 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT);
5367 break;
5368 case 12:
5369 /* (2 * 6) config */
5370 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT);
5371 break;
5372 case 16:
5373 /* (2 * 8) config */
5374 default:
5375 /* Setting (2 * 8) Min RP0 for any other combination */
5376 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT);
5377 break;
095acd5f 5378 }
5b5929cb
JN		 5379
5380 rp0 = (rp0 & FB_GFX_FREQ_FUSE_MASK);
5381
2b6b3a09
D		 5382 return rp0;
5383}
5384
5385static int cherryview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5386{
5387 u32 val, rpe;
5388
5389 val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG);
5390 rpe = (val >> PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT) & PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK;
5391
5392 return rpe;
5393}
5394
7707df4a
D		 5395static int cherryview_rps_guar_freq(struct drm_i915_private *dev_priv)
5396{
5397 u32 val, rp1;
5398
5b5929cb
JN		 5399 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
5400 rp1 = (val & FB_GFX_FREQ_FUSE_MASK);
5401
7707df4a
D		 5402 return rp1;
5403}
5404
f8f2b001
D		 5405static int valleyview_rps_guar_freq(struct drm_i915_private *dev_priv)
5406{
5407 u32 val, rp1;
5408
5409 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
5410
5411 rp1 = (val & FB_GFX_FGUARANTEED_FREQ_FUSE_MASK) >> FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT;
5412
5413 return rp1;
5414}
5415
03af2045 5416static int valleyview_rps_max_freq(struct drm_i915_private *dev_priv)
0a073b84
JB		 5417{
5418 u32 val, rp0;
5419
64936258 5420 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
0a073b84
JB		 5421
5422 rp0 = (val & FB_GFX_MAX_FREQ_FUSE_MASK) >> FB_GFX_MAX_FREQ_FUSE_SHIFT;
5423 /* Clamp to max */
5424 rp0 = min_t(u32, rp0, 0xea);
5425
5426 return rp0;
5427}
5428
5429static int valleyview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5430{
5431 u32 val, rpe;
5432
64936258 5433 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_LO);
0a073b84 5434 rpe = (val & FB_FMAX_VMIN_FREQ_LO_MASK) >> FB_FMAX_VMIN_FREQ_LO_SHIFT;
64936258 5435 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_HI);
0a073b84
JB		 5436 rpe |= (val & FB_FMAX_VMIN_FREQ_HI_MASK) << 5;
5437
5438 return rpe;
5439}
5440
03af2045 5441static int valleyview_rps_min_freq(struct drm_i915_private *dev_priv)
0a073b84 5442{
36146035
ID		 5443 u32 val;
5444
5445 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM) & 0xff;
5446 /*
5447 * According to the BYT Punit GPU turbo HAS 1.1.6.3 the minimum value
5448 * for the minimum frequency in GPLL mode is 0xc1. Contrary to this on
5449 * a BYT-M B0 the above register contains 0xbf. Moreover when setting
5450 * a frequency Punit will not allow values below 0xc0. Clamp it 0xc0
5451 * to make sure it matches what Punit accepts.
5452 */
5453 return max_t(u32, val, 0xc0);
0a073b84
JB		 5454}
5455
ae48434c
ID		 5456/* Check that the pctx buffer wasn't move under us. */
5457static void valleyview_check_pctx(struct drm_i915_private *dev_priv)
5458{
5459 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5460
5461 WARN_ON(pctx_addr != dev_priv->mm.stolen_base +
5462 dev_priv->vlv_pctx->stolen->start);
5463}
5464
38807746
D		 5465
5466/* Check that the pcbr address is not empty. */
5467static void cherryview_check_pctx(struct drm_i915_private *dev_priv)
5468{
5469 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5470
5471 WARN_ON((pctx_addr >> VLV_PCBR_ADDR_SHIFT) == 0);
5472}
5473
dc97997a 5474static void cherryview_setup_pctx(struct drm_i915_private *dev_priv)
38807746 5475{
62106b4f 5476 struct i915_ggtt *ggtt = &dev_priv->ggtt;
72e96d64 5477 unsigned long pctx_paddr, paddr;
38807746
D		 5478 u32 pcbr;
5479 int pctx_size = 32*1024;
5480
38807746
D		 5481 pcbr = I915_READ(VLV_PCBR);
5482 if ((pcbr >> VLV_PCBR_ADDR_SHIFT) == 0) {
ce611ef8 5483 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
38807746 5484 paddr = (dev_priv->mm.stolen_base +
62106b4f 5485 (ggtt->stolen_size - pctx_size));
38807746
D		 5486
5487 pctx_paddr = (paddr & (~4095));
5488 I915_WRITE(VLV_PCBR, pctx_paddr);
5489 }
ce611ef8
VS		 5490
5491 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
38807746
D		 5492}
5493
dc97997a 5494static void valleyview_setup_pctx(struct drm_i915_private *dev_priv)
c9cddffc 5495{
c9cddffc
JB		 5496 struct drm_i915_gem_object *pctx;
5497 unsigned long pctx_paddr;
5498 u32 pcbr;
5499 int pctx_size = 24*1024;
5500
dc97997a 5501 mutex_lock(&dev_priv->dev->struct_mutex);
17b0c1f7 5502
c9cddffc
JB		 5503 pcbr = I915_READ(VLV_PCBR);
5504 if (pcbr) {
5505 /* BIOS set it up already, grab the pre-alloc'd space */
5506 int pcbr_offset;
5507
5508 pcbr_offset = (pcbr & (~4095)) - dev_priv->mm.stolen_base;
5509 pctx = i915_gem_object_create_stolen_for_preallocated(dev_priv->dev,
5510 pcbr_offset,
190d6cd5 5511 I915_GTT_OFFSET_NONE,
c9cddffc
JB		 5512 pctx_size);
5513 goto out;
5514 }
5515
ce611ef8
VS		 5516 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
5517
c9cddffc
JB		 5518 /*
5519 * From the Gunit register HAS:
5520 * The Gfx driver is expected to program this register and ensure
5521 * proper allocation within Gfx stolen memory. For example, this
5522 * register should be programmed such than the PCBR range does not
5523 * overlap with other ranges, such as the frame buffer, protected
5524 * memory, or any other relevant ranges.
5525 */
dc97997a 5526 pctx = i915_gem_object_create_stolen(dev_priv->dev, pctx_size);
c9cddffc
JB		 5527 if (!pctx) {
5528 DRM_DEBUG("not enough stolen space for PCTX, disabling\n");
ee504898 5529 goto out;
c9cddffc
JB		 5530 }
5531
5532 pctx_paddr = dev_priv->mm.stolen_base + pctx->stolen->start;
5533 I915_WRITE(VLV_PCBR, pctx_paddr);
5534
5535out:
ce611ef8 5536 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
c9cddffc 5537 dev_priv->vlv_pctx = pctx;
dc97997a 5538 mutex_unlock(&dev_priv->dev->struct_mutex);
c9cddffc
JB		 5539}
5540
dc97997a 5541static void valleyview_cleanup_pctx(struct drm_i915_private *dev_priv)
ae48434c 5542{
ae48434c
ID		 5543 if (WARN_ON(!dev_priv->vlv_pctx))
5544 return;
5545
ee504898 5546 drm_gem_object_unreference_unlocked(&dev_priv->vlv_pctx->base);
ae48434c
ID		 5547 dev_priv->vlv_pctx = NULL;
5548}
5549
c30fec65
VS		 5550static void vlv_init_gpll_ref_freq(struct drm_i915_private *dev_priv)
5551{
5552 dev_priv->rps.gpll_ref_freq =
5553 vlv_get_cck_clock(dev_priv, "GPLL ref",
5554 CCK_GPLL_CLOCK_CONTROL,
5555 dev_priv->czclk_freq);
5556
5557 DRM_DEBUG_DRIVER("GPLL reference freq: %d kHz\n",
5558 dev_priv->rps.gpll_ref_freq);
5559}
5560
dc97997a 5561static void valleyview_init_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5562{
2bb25c17 5563 u32 val;
4e80519e 5564
dc97997a 5565 valleyview_setup_pctx(dev_priv);
4e80519e 5566
c30fec65
VS		 5567 vlv_init_gpll_ref_freq(dev_priv);
5568
4e80519e
ID		 5569 mutex_lock(&dev_priv->rps.hw_lock);
5570
2bb25c17
VS		 5571 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5572 switch ((val >> 6) & 3) {
5573 case 0:
5574 case 1:
5575 dev_priv->mem_freq = 800;
5576 break;
5577 case 2:
5578 dev_priv->mem_freq = 1066;
5579 break;
5580 case 3:
5581 dev_priv->mem_freq = 1333;
5582 break;
5583 }
80b83b62 5584 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5585
4e80519e
ID		 5586 dev_priv->rps.max_freq = valleyview_rps_max_freq(dev_priv);
5587 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5588 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5589 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
4e80519e
ID		 5590 dev_priv->rps.max_freq);
5591
5592 dev_priv->rps.efficient_freq = valleyview_rps_rpe_freq(dev_priv);
5593 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5594 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
4e80519e
ID		 5595 dev_priv->rps.efficient_freq);
5596
f8f2b001
D		 5597 dev_priv->rps.rp1_freq = valleyview_rps_guar_freq(dev_priv);
5598 DRM_DEBUG_DRIVER("RP1(Guar Freq) GPU freq: %d MHz (%u)\n",
7c59a9c1 5599 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
f8f2b001
D		 5600 dev_priv->rps.rp1_freq);
5601
4e80519e
ID		 5602 dev_priv->rps.min_freq = valleyview_rps_min_freq(dev_priv);
5603 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5604 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
4e80519e
ID		 5605 dev_priv->rps.min_freq);
5606
aed242ff
CW		 5607 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
5608
4e80519e
ID		 5609 /* Preserve min/max settings in case of re-init */
5610 if (dev_priv->rps.max_freq_softlimit == 0)
5611 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
5612
5613 if (dev_priv->rps.min_freq_softlimit == 0)
5614 dev_priv->rps.min_freq_softlimit = dev_priv->rps.min_freq;
5615
5616 mutex_unlock(&dev_priv->rps.hw_lock);
5617}
5618
dc97997a 5619static void cherryview_init_gt_powersave(struct drm_i915_private *dev_priv)
38807746 5620{
2bb25c17 5621 u32 val;
2b6b3a09 5622
dc97997a 5623 cherryview_setup_pctx(dev_priv);
2b6b3a09 5624
c30fec65
VS		 5625 vlv_init_gpll_ref_freq(dev_priv);
5626
2b6b3a09
D		 5627 mutex_lock(&dev_priv->rps.hw_lock);
5628
a580516d 5629 mutex_lock(&dev_priv->sb_lock);
c6e8f39d 5630 val = vlv_cck_read(dev_priv, CCK_FUSE_REG);
a580516d 5631 mutex_unlock(&dev_priv->sb_lock);
c6e8f39d 5632
2bb25c17 5633 switch ((val >> 2) & 0x7) {
2bb25c17 5634 case 3:
2bb25c17
VS		 5635 dev_priv->mem_freq = 2000;
5636 break;
bfa7df01 5637 default:
2bb25c17
VS		 5638 dev_priv->mem_freq = 1600;
5639 break;
5640 }
80b83b62 5641 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5642
2b6b3a09
D		 5643 dev_priv->rps.max_freq = cherryview_rps_max_freq(dev_priv);
5644 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5645 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5646 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
2b6b3a09
D		 5647 dev_priv->rps.max_freq);
5648
5649 dev_priv->rps.efficient_freq = cherryview_rps_rpe_freq(dev_priv);
5650 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5651 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
2b6b3a09
D		 5652 dev_priv->rps.efficient_freq);
5653
7707df4a
D		 5654 dev_priv->rps.rp1_freq = cherryview_rps_guar_freq(dev_priv);
5655 DRM_DEBUG_DRIVER("RP1(Guar) GPU freq: %d MHz (%u)\n",
7c59a9c1 5656 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
7707df4a
D		 5657 dev_priv->rps.rp1_freq);
5658
5b7c91b7
D		 5659 /* PUnit validated range is only [RPe, RP0] */
5660 dev_priv->rps.min_freq = dev_priv->rps.efficient_freq;
2b6b3a09 5661 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5662 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
2b6b3a09
D		 5663 dev_priv->rps.min_freq);
5664
1c14762d
VS		 5665 WARN_ONCE((dev_priv->rps.max_freq |
5666 dev_priv->rps.efficient_freq |
5667 dev_priv->rps.rp1_freq |
5668 dev_priv->rps.min_freq) & 1,
5669 "Odd GPU freq values\n");
5670
aed242ff
CW		 5671 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
5672
2b6b3a09
D		 5673 /* Preserve min/max settings in case of re-init */
5674 if (dev_priv->rps.max_freq_softlimit == 0)
5675 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
5676
5677 if (dev_priv->rps.min_freq_softlimit == 0)
5678 dev_priv->rps.min_freq_softlimit = dev_priv->rps.min_freq;
5679
5680 mutex_unlock(&dev_priv->rps.hw_lock);
38807746
D		 5681}
5682
dc97997a 5683static void valleyview_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5684{
dc97997a 5685 valleyview_cleanup_pctx(dev_priv);
4e80519e
ID		 5686}
5687
dc97997a 5688static void cherryview_enable_rps(struct drm_i915_private *dev_priv)
38807746 5689{
e2f80391 5690 struct intel_engine_cs *engine;
2b6b3a09 5691 u32 gtfifodbg, val, rc6_mode = 0, pcbr;
38807746
D		 5692
5693 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
5694
297b32ec
VS		 5695 gtfifodbg = I915_READ(GTFIFODBG) & ~(GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV |
5696 GT_FIFO_FREE_ENTRIES_CHV);
38807746
D		 5697 if (gtfifodbg) {
5698 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
5699 gtfifodbg);
5700 I915_WRITE(GTFIFODBG, gtfifodbg);
5701 }
5702
5703 cherryview_check_pctx(dev_priv);
5704
5705 /* 1a & 1b: Get forcewake during program sequence. Although the driver
5706 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5707 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
38807746 5708
160614a2
VS		 5709 /* Disable RC states. */
5710 I915_WRITE(GEN6_RC_CONTROL, 0);
5711
38807746
D		 5712 /* 2a: Program RC6 thresholds.*/
5713 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
5714 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5715 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
5716
b4ac5afc 5717 for_each_engine(engine, dev_priv)
e2f80391 5718 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
38807746
D		 5719 I915_WRITE(GEN6_RC_SLEEP, 0);
5720
f4f71c7d
D		 5721 /* TO threshold set to 500 us ( 0x186 * 1.28 us) */
5722 I915_WRITE(GEN6_RC6_THRESHOLD, 0x186);
38807746
D		 5723
5724 /* allows RC6 residency counter to work */
5725 I915_WRITE(VLV_COUNTER_CONTROL,
5726 _MASKED_BIT_ENABLE(VLV_COUNT_RANGE_HIGH |
5727 VLV_MEDIA_RC6_COUNT_EN |
5728 VLV_RENDER_RC6_COUNT_EN));
5729
5730 /* For now we assume BIOS is allocating and populating the PCBR */
5731 pcbr = I915_READ(VLV_PCBR);
5732
38807746 5733 /* 3: Enable RC6 */
dc97997a
CW		 5734 if ((intel_enable_rc6() & INTEL_RC6_ENABLE) &&
5735 (pcbr >> VLV_PCBR_ADDR_SHIFT))
af5a75a3 5736 rc6_mode = GEN7_RC_CTL_TO_MODE;
38807746
D		 5737
5738 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
5739
2b6b3a09 5740 /* 4 Program defaults and thresholds for RPS*/
3cbdb48f 5741 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
2b6b3a09
D		 5742 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
5743 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
5744 I915_WRITE(GEN6_RP_UP_EI, 66000);
5745 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
5746
5747 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
5748
5749 /* 5: Enable RPS */
5750 I915_WRITE(GEN6_RP_CONTROL,
5751 GEN6_RP_MEDIA_HW_NORMAL_MODE |
eb973a5e 5752 GEN6_RP_MEDIA_IS_GFX |
2b6b3a09
D		 5753 GEN6_RP_ENABLE |
5754 GEN6_RP_UP_BUSY_AVG |
5755 GEN6_RP_DOWN_IDLE_AVG);
5756
3ef62342
D		 5757 /* Setting Fixed Bias */
5758 val = VLV_OVERRIDE_EN |
5759 VLV_SOC_TDP_EN |
5760 CHV_BIAS_CPU_50_SOC_50;
5761 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
5762
2b6b3a09
D		 5763 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5764
8d40c3ae
VS		 5765 /* RPS code assumes GPLL is used */
5766 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
5767
742f491d 5768 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
2b6b3a09
D		 5769 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
5770
5771 dev_priv->rps.cur_freq = (val >> 8) & 0xff;
5772 DRM_DEBUG_DRIVER("current GPU freq: %d MHz (%u)\n",
7c59a9c1 5773 intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq),
2b6b3a09
D		 5774 dev_priv->rps.cur_freq);
5775
5776 DRM_DEBUG_DRIVER("setting GPU freq to %d MHz (%u)\n",
5fd9f523
VS		 5777 intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq),
5778 dev_priv->rps.idle_freq);
2b6b3a09 5779
dc97997a 5780 valleyview_set_rps(dev_priv, dev_priv->rps.idle_freq);
2b6b3a09 5781
59bad947 5782 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
38807746
D		 5783}
5784
dc97997a 5785static void valleyview_enable_rps(struct drm_i915_private *dev_priv)
0a073b84 5786{
e2f80391 5787 struct intel_engine_cs *engine;
2a5913a8 5788 u32 gtfifodbg, val, rc6_mode = 0;
0a073b84
JB		 5789
5790 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
5791
ae48434c
ID		 5792 valleyview_check_pctx(dev_priv);
5793
297b32ec
VS		 5794 gtfifodbg = I915_READ(GTFIFODBG);
5795 if (gtfifodbg) {
f7d85c1e
JB		 5796 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
5797 gtfifodbg);
0a073b84
JB		 5798 I915_WRITE(GTFIFODBG, gtfifodbg);
5799 }
5800
c8d9a590 5801 /* If VLV, Forcewake all wells, else re-direct to regular path */
59bad947 5802 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
0a073b84 5803
160614a2
VS		 5804 /* Disable RC states. */
5805 I915_WRITE(GEN6_RC_CONTROL, 0);
5806
cad725fe 5807 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
0a073b84
JB		 5808 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
5809 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
5810 I915_WRITE(GEN6_RP_UP_EI, 66000);
5811 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
5812
5813 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
5814
5815 I915_WRITE(GEN6_RP_CONTROL,
5816 GEN6_RP_MEDIA_TURBO |
5817 GEN6_RP_MEDIA_HW_NORMAL_MODE |
5818 GEN6_RP_MEDIA_IS_GFX |
5819 GEN6_RP_ENABLE |
5820 GEN6_RP_UP_BUSY_AVG |
5821 GEN6_RP_DOWN_IDLE_CONT);
5822
5823 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 0x00280000);
5824 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
5825 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
5826
b4ac5afc 5827 for_each_engine(engine, dev_priv)
e2f80391 5828 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
0a073b84 5829
2f0aa304 5830 I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);
0a073b84
JB		 5831
5832 /* allows RC6 residency counter to work */
49798eb2 5833 I915_WRITE(VLV_COUNTER_CONTROL,
31685c25
D		 5834 _MASKED_BIT_ENABLE(VLV_MEDIA_RC0_COUNT_EN |
5835 VLV_RENDER_RC0_COUNT_EN |
49798eb2
JB		 5836 VLV_MEDIA_RC6_COUNT_EN |
5837 VLV_RENDER_RC6_COUNT_EN));
31685c25 5838
dc97997a 5839 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6b88f295 5840 rc6_mode = GEN7_RC_CTL_TO_MODE | VLV_RC_CTL_CTX_RST_PARALLEL;
dc39fff7 5841
dc97997a 5842 intel_print_rc6_info(dev_priv, rc6_mode);
dc39fff7 5843
a2b23fe0 5844 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
0a073b84 5845
3ef62342
D		 5846 /* Setting Fixed Bias */
5847 val = VLV_OVERRIDE_EN |
5848 VLV_SOC_TDP_EN |
5849 VLV_BIAS_CPU_125_SOC_875;
5850 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
5851
64936258 5852 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
0a073b84 5853
8d40c3ae
VS		 5854 /* RPS code assumes GPLL is used */
5855 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
5856
742f491d 5857 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
0a073b84
JB		 5858 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
5859
b39fb297 5860 dev_priv->rps.cur_freq = (val >> 8) & 0xff;
73008b98 5861 DRM_DEBUG_DRIVER("current GPU freq: %d MHz (%u)\n",
7c59a9c1 5862 intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq),
b39fb297 5863 dev_priv->rps.cur_freq);
0a073b84 5864
73008b98 5865 DRM_DEBUG_DRIVER("setting GPU freq to %d MHz (%u)\n",
5fd9f523
VS		 5866 intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq),
5867 dev_priv->rps.idle_freq);
0a073b84 5868
dc97997a 5869 valleyview_set_rps(dev_priv, dev_priv->rps.idle_freq);
0a073b84 5870
59bad947 5871 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
0a073b84
JB		 5872}
5873
dde18883
ED		 5874static unsigned long intel_pxfreq(u32 vidfreq)
5875{
5876 unsigned long freq;
5877 int div = (vidfreq & 0x3f0000) >> 16;
5878 int post = (vidfreq & 0x3000) >> 12;
5879 int pre = (vidfreq & 0x7);
5880
5881 if (!pre)
5882 return 0;
5883
5884 freq = ((div * 133333) / ((1<<post) * pre));
5885
5886 return freq;
5887}
5888
eb48eb00
DV		 5889static const struct cparams {
5890 u16 i;
5891 u16 t;
5892 u16 m;
5893 u16 c;
5894} cparams[] = {
5895 { 1, 1333, 301, 28664 },
5896 { 1, 1066, 294, 24460 },
5897 { 1, 800, 294, 25192 },
5898 { 0, 1333, 276, 27605 },
5899 { 0, 1066, 276, 27605 },
5900 { 0, 800, 231, 23784 },
5901};
5902
f531dcb2 5903static unsigned long __i915_chipset_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 5904{
5905 u64 total_count, diff, ret;
5906 u32 count1, count2, count3, m = 0, c = 0;
5907 unsigned long now = jiffies_to_msecs(jiffies), diff1;
5908 int i;
5909
02d71956
DV		 5910 assert_spin_locked(&mchdev_lock);
5911
20e4d407 5912 diff1 = now - dev_priv->ips.last_time1;
eb48eb00
DV		 5913
5914 /* Prevent division-by-zero if we are asking too fast.
5915 * Also, we don't get interesting results if we are polling
5916 * faster than once in 10ms, so just return the saved value
5917 * in such cases.
5918 */
5919 if (diff1 <= 10)
20e4d407 5920 return dev_priv->ips.chipset_power;
eb48eb00
DV		 5921
5922 count1 = I915_READ(DMIEC);
5923 count2 = I915_READ(DDREC);
5924 count3 = I915_READ(CSIEC);
5925
5926 total_count = count1 + count2 + count3;
5927
5928 /* FIXME: handle per-counter overflow */
20e4d407
DV		 5929 if (total_count < dev_priv->ips.last_count1) {
5930 diff = ~0UL - dev_priv->ips.last_count1;
eb48eb00
DV		 5931 diff += total_count;
5932 } else {
20e4d407 5933 diff = total_count - dev_priv->ips.last_count1;
eb48eb00
DV		 5934 }
5935
5936 for (i = 0; i < ARRAY_SIZE(cparams); i++) {
20e4d407
DV		 5937 if (cparams[i].i == dev_priv->ips.c_m &&
5938 cparams[i].t == dev_priv->ips.r_t) {
eb48eb00
DV		 5939 m = cparams[i].m;
5940 c = cparams[i].c;
5941 break;
5942 }
5943 }
5944
5945 diff = div_u64(diff, diff1);
5946 ret = ((m * diff) + c);
5947 ret = div_u64(ret, 10);
5948
20e4d407
DV		 5949 dev_priv->ips.last_count1 = total_count;
5950 dev_priv->ips.last_time1 = now;
eb48eb00 5951
20e4d407 5952 dev_priv->ips.chipset_power = ret;
eb48eb00
DV		 5953
5954 return ret;
5955}
5956
f531dcb2
CW		 5957unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)
5958{
5959 unsigned long val;
5960
dc97997a 5961 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 5962 return 0;
5963
5964 spin_lock_irq(&mchdev_lock);
5965
5966 val = __i915_chipset_val(dev_priv);
5967
5968 spin_unlock_irq(&mchdev_lock);
5969
5970 return val;
5971}
5972
eb48eb00
DV		 5973unsigned long i915_mch_val(struct drm_i915_private *dev_priv)
5974{
5975 unsigned long m, x, b;
5976 u32 tsfs;
5977
5978 tsfs = I915_READ(TSFS);
5979
5980 m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT);
5981 x = I915_READ8(TR1);
5982
5983 b = tsfs & TSFS_INTR_MASK;
5984
5985 return ((m * x) / 127) - b;
5986}
5987
d972d6ee
MK		 5988static int _pxvid_to_vd(u8 pxvid)
5989{
5990 if (pxvid == 0)
5991 return 0;
5992
5993 if (pxvid >= 8 && pxvid < 31)
5994 pxvid = 31;
5995
5996 return (pxvid + 2) * 125;
5997}
5998
5999static u32 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)
eb48eb00 6000{
d972d6ee
MK		 6001 const int vd = _pxvid_to_vd(pxvid);
6002 const int vm = vd - 1125;
6003
dc97997a 6004 if (INTEL_INFO(dev_priv)->is_mobile)
d972d6ee
MK		 6005 return vm > 0 ? vm : 0;
6006
6007 return vd;
eb48eb00
DV		 6008}
6009
02d71956 6010static void __i915_update_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00 6011{
5ed0bdf2 6012 u64 now, diff, diffms;
eb48eb00
DV		 6013 u32 count;
6014
02d71956 6015 assert_spin_locked(&mchdev_lock);
eb48eb00 6016
5ed0bdf2
TG		 6017 now = ktime_get_raw_ns();
6018 diffms = now - dev_priv->ips.last_time2;
6019 do_div(diffms, NSEC_PER_MSEC);
eb48eb00
DV		 6020
6021 /* Don't divide by 0 */
eb48eb00
DV		 6022 if (!diffms)
6023 return;
6024
6025 count = I915_READ(GFXEC);
6026
20e4d407
DV		 6027 if (count < dev_priv->ips.last_count2) {
6028 diff = ~0UL - dev_priv->ips.last_count2;
eb48eb00
DV		 6029 diff += count;
6030 } else {
20e4d407 6031 diff = count - dev_priv->ips.last_count2;
eb48eb00
DV		 6032 }
6033
20e4d407
DV		 6034 dev_priv->ips.last_count2 = count;
6035 dev_priv->ips.last_time2 = now;
eb48eb00
DV		 6036
6037 /* More magic constants... */
6038 diff = diff * 1181;
6039 diff = div_u64(diff, diffms * 10);
20e4d407 6040 dev_priv->ips.gfx_power = diff;
eb48eb00
DV		 6041}
6042
02d71956
DV		 6043void i915_update_gfx_val(struct drm_i915_private *dev_priv)
6044{
dc97997a 6045 if (INTEL_INFO(dev_priv)->gen != 5)
02d71956
DV		 6046 return;
6047
9270388e 6048 spin_lock_irq(&mchdev_lock);
02d71956
DV		 6049
6050 __i915_update_gfx_val(dev_priv);
6051
9270388e 6052 spin_unlock_irq(&mchdev_lock);
02d71956
DV		 6053}
6054
f531dcb2 6055static unsigned long __i915_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 6056{
6057 unsigned long t, corr, state1, corr2, state2;
6058 u32 pxvid, ext_v;
6059
02d71956
DV		 6060 assert_spin_locked(&mchdev_lock);
6061
616847e7 6062 pxvid = I915_READ(PXVFREQ(dev_priv->rps.cur_freq));
eb48eb00
DV		 6063 pxvid = (pxvid >> 24) & 0x7f;
6064 ext_v = pvid_to_extvid(dev_priv, pxvid);
6065
6066 state1 = ext_v;
6067
6068 t = i915_mch_val(dev_priv);
6069
6070 /* Revel in the empirically derived constants */
6071
6072 /* Correction factor in 1/100000 units */
6073 if (t > 80)
6074 corr = ((t * 2349) + 135940);
6075 else if (t >= 50)
6076 corr = ((t * 964) + 29317);
6077 else /* < 50 */
6078 corr = ((t * 301) + 1004);
6079
6080 corr = corr * ((150142 * state1) / 10000 - 78642);
6081 corr /= 100000;
20e4d407 6082 corr2 = (corr * dev_priv->ips.corr);
eb48eb00
DV		 6083
6084 state2 = (corr2 * state1) / 10000;
6085 state2 /= 100; /* convert to mW */
6086
02d71956 6087 __i915_update_gfx_val(dev_priv);
eb48eb00 6088
20e4d407 6089 return dev_priv->ips.gfx_power + state2;
eb48eb00
DV		 6090}
6091
f531dcb2
CW		 6092unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)
6093{
6094 unsigned long val;
6095
dc97997a 6096 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 6097 return 0;
6098
6099 spin_lock_irq(&mchdev_lock);
6100
6101 val = __i915_gfx_val(dev_priv);
6102
6103 spin_unlock_irq(&mchdev_lock);
6104
6105 return val;
6106}
6107
eb48eb00
DV		 6108/**
6109 * i915_read_mch_val - return value for IPS use
6110 *
6111 * Calculate and return a value for the IPS driver to use when deciding whether
6112 * we have thermal and power headroom to increase CPU or GPU power budget.
6113 */
6114unsigned long i915_read_mch_val(void)
6115{
6116 struct drm_i915_private *dev_priv;
6117 unsigned long chipset_val, graphics_val, ret = 0;
6118
9270388e 6119 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6120 if (!i915_mch_dev)
6121 goto out_unlock;
6122 dev_priv = i915_mch_dev;
6123
f531dcb2
CW		 6124 chipset_val = __i915_chipset_val(dev_priv);
6125 graphics_val = __i915_gfx_val(dev_priv);
eb48eb00
DV		 6126
6127 ret = chipset_val + graphics_val;
6128
6129out_unlock:
9270388e 6130 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6131
6132 return ret;
6133}
6134EXPORT_SYMBOL_GPL(i915_read_mch_val);
6135
6136/**
6137 * i915_gpu_raise - raise GPU frequency limit
6138 *
6139 * Raise the limit; IPS indicates we have thermal headroom.
6140 */
6141bool i915_gpu_raise(void)
6142{
6143 struct drm_i915_private *dev_priv;
6144 bool ret = true;
6145
9270388e 6146 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6147 if (!i915_mch_dev) {
6148 ret = false;
6149 goto out_unlock;
6150 }
6151 dev_priv = i915_mch_dev;
6152
20e4d407
DV		 6153 if (dev_priv->ips.max_delay > dev_priv->ips.fmax)
6154 dev_priv->ips.max_delay--;
eb48eb00
DV		 6155
6156out_unlock:
9270388e 6157 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6158
6159 return ret;
6160}
6161EXPORT_SYMBOL_GPL(i915_gpu_raise);
6162
6163/**
6164 * i915_gpu_lower - lower GPU frequency limit
6165 *
6166 * IPS indicates we're close to a thermal limit, so throttle back the GPU
6167 * frequency maximum.
6168 */
6169bool i915_gpu_lower(void)
6170{
6171 struct drm_i915_private *dev_priv;
6172 bool ret = true;
6173
9270388e 6174 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6175 if (!i915_mch_dev) {
6176 ret = false;
6177 goto out_unlock;
6178 }
6179 dev_priv = i915_mch_dev;
6180
20e4d407
DV		 6181 if (dev_priv->ips.max_delay < dev_priv->ips.min_delay)
6182 dev_priv->ips.max_delay++;
eb48eb00
DV		 6183
6184out_unlock:
9270388e 6185 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6186
6187 return ret;
6188}
6189EXPORT_SYMBOL_GPL(i915_gpu_lower);
6190
6191/**
6192 * i915_gpu_busy - indicate GPU business to IPS
6193 *
6194 * Tell the IPS driver whether or not the GPU is busy.
6195 */
6196bool i915_gpu_busy(void)
6197{
6198 struct drm_i915_private *dev_priv;
e2f80391 6199 struct intel_engine_cs *engine;
eb48eb00
DV		 6200 bool ret = false;
6201
9270388e 6202 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6203 if (!i915_mch_dev)
6204 goto out_unlock;
6205 dev_priv = i915_mch_dev;
6206
b4ac5afc 6207 for_each_engine(engine, dev_priv)
e2f80391 6208 ret |= !list_empty(&engine->request_list);
eb48eb00
DV		 6209
6210out_unlock:
9270388e 6211 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6212
6213 return ret;
6214}
6215EXPORT_SYMBOL_GPL(i915_gpu_busy);
6216
6217/**
6218 * i915_gpu_turbo_disable - disable graphics turbo
6219 *
6220 * Disable graphics turbo by resetting the max frequency and setting the
6221 * current frequency to the default.
6222 */
6223bool i915_gpu_turbo_disable(void)
6224{
6225 struct drm_i915_private *dev_priv;
6226 bool ret = true;
6227
9270388e 6228 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6229 if (!i915_mch_dev) {
6230 ret = false;
6231 goto out_unlock;
6232 }
6233 dev_priv = i915_mch_dev;
6234
20e4d407 6235 dev_priv->ips.max_delay = dev_priv->ips.fstart;
eb48eb00 6236
91d14251 6237 if (!ironlake_set_drps(dev_priv, dev_priv->ips.fstart))
eb48eb00
DV		 6238 ret = false;
6239
6240out_unlock:
9270388e 6241 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6242
6243 return ret;
6244}
6245EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
6246
6247/**
6248 * Tells the intel_ips driver that the i915 driver is now loaded, if
6249 * IPS got loaded first.
6250 *
6251 * This awkward dance is so that neither module has to depend on the
6252 * other in order for IPS to do the appropriate communication of
6253 * GPU turbo limits to i915.
6254 */
6255static void
6256ips_ping_for_i915_load(void)
6257{
6258 void (*link)(void);
6259
6260 link = symbol_get(ips_link_to_i915_driver);
6261 if (link) {
6262 link();
6263 symbol_put(ips_link_to_i915_driver);
6264 }
6265}
6266
6267void intel_gpu_ips_init(struct drm_i915_private *dev_priv)
6268{
02d71956
DV		 6269 /* We only register the i915 ips part with intel-ips once everything is
6270 * set up, to avoid intel-ips sneaking in and reading bogus values. */
9270388e 6271 spin_lock_irq(&mchdev_lock);
eb48eb00 6272 i915_mch_dev = dev_priv;
9270388e 6273 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6274
6275 ips_ping_for_i915_load();
6276}
6277
6278void intel_gpu_ips_teardown(void)
6279{
9270388e 6280 spin_lock_irq(&mchdev_lock);
eb48eb00 6281 i915_mch_dev = NULL;
9270388e 6282 spin_unlock_irq(&mchdev_lock);
eb48eb00 6283}
76c3552f 6284
dc97997a 6285static void intel_init_emon(struct drm_i915_private *dev_priv)
dde18883 6286{
dde18883
ED		 6287 u32 lcfuse;
6288 u8 pxw[16];
6289 int i;
6290
6291 /* Disable to program */
6292 I915_WRITE(ECR, 0);
6293 POSTING_READ(ECR);
6294
6295 /* Program energy weights for various events */
6296 I915_WRITE(SDEW, 0x15040d00);
6297 I915_WRITE(CSIEW0, 0x007f0000);
6298 I915_WRITE(CSIEW1, 0x1e220004);
6299 I915_WRITE(CSIEW2, 0x04000004);
6300
6301 for (i = 0; i < 5; i++)
616847e7 6302 I915_WRITE(PEW(i), 0);
dde18883 6303 for (i = 0; i < 3; i++)
616847e7 6304 I915_WRITE(DEW(i), 0);
dde18883
ED		 6305
6306 /* Program P-state weights to account for frequency power adjustment */
6307 for (i = 0; i < 16; i++) {
616847e7 6308 u32 pxvidfreq = I915_READ(PXVFREQ(i));
dde18883
ED		 6309 unsigned long freq = intel_pxfreq(pxvidfreq);
6310 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
6311 PXVFREQ_PX_SHIFT;
6312 unsigned long val;
6313
6314 val = vid * vid;
6315 val *= (freq / 1000);
6316 val *= 255;
6317 val /= (127*127*900);
6318 if (val > 0xff)
6319 DRM_ERROR("bad pxval: %ld\n", val);
6320 pxw[i] = val;
6321 }
6322 /* Render standby states get 0 weight */
6323 pxw[14] = 0;
6324 pxw[15] = 0;
6325
6326 for (i = 0; i < 4; i++) {
6327 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
6328 (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
616847e7 6329 I915_WRITE(PXW(i), val);
dde18883
ED		 6330 }
6331
6332 /* Adjust magic regs to magic values (more experimental results) */
6333 I915_WRITE(OGW0, 0);
6334 I915_WRITE(OGW1, 0);
6335 I915_WRITE(EG0, 0x00007f00);
6336 I915_WRITE(EG1, 0x0000000e);
6337 I915_WRITE(EG2, 0x000e0000);
6338 I915_WRITE(EG3, 0x68000300);
6339 I915_WRITE(EG4, 0x42000000);
6340 I915_WRITE(EG5, 0x00140031);
6341 I915_WRITE(EG6, 0);
6342 I915_WRITE(EG7, 0);
6343
6344 for (i = 0; i < 8; i++)
616847e7 6345 I915_WRITE(PXWL(i), 0);
dde18883
ED		 6346
6347 /* Enable PMON + select events */
6348 I915_WRITE(ECR, 0x80000019);
6349
6350 lcfuse = I915_READ(LCFUSE02);
6351
20e4d407 6352 dev_priv->ips.corr = (lcfuse & LCFUSE_HIV_MASK);
dde18883
ED		 6353}
6354
dc97997a 6355void intel_init_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6356{
b268c699
ID		 6357 /*
6358 * RPM depends on RC6 to save restore the GT HW context, so make RC6 a
6359 * requirement.
6360 */
6361 if (!i915.enable_rc6) {
6362 DRM_INFO("RC6 disabled, disabling runtime PM support\n");
6363 intel_runtime_pm_get(dev_priv);
6364 }
e6069ca8 6365
dc97997a
CW		 6366 if (IS_CHERRYVIEW(dev_priv))
6367 cherryview_init_gt_powersave(dev_priv);
6368 else if (IS_VALLEYVIEW(dev_priv))
6369 valleyview_init_gt_powersave(dev_priv);
ae48434c
ID		 6370}
6371
dc97997a 6372void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6373{
dc97997a 6374 if (IS_CHERRYVIEW(dev_priv))
38807746 6375 return;
dc97997a
CW		 6376 else if (IS_VALLEYVIEW(dev_priv))
6377 valleyview_cleanup_gt_powersave(dev_priv);
b268c699
ID		 6378
6379 if (!i915.enable_rc6)
6380 intel_runtime_pm_put(dev_priv);
ae48434c
ID		 6381}
6382
91d14251 6383static void gen6_suspend_rps(struct drm_i915_private *dev_priv)
dbea3cea 6384{
dbea3cea
ID		 6385 flush_delayed_work(&dev_priv->rps.delayed_resume_work);
6386
91d14251 6387 gen6_disable_rps_interrupts(dev_priv);
dbea3cea
ID		 6388}
6389
156c7ca0
JB		 6390/**
6391 * intel_suspend_gt_powersave - suspend PM work and helper threads
dc97997a 6392 * @dev_priv: i915 device
156c7ca0
JB		 6393 *
6394 * We don't want to disable RC6 or other features here, we just want
6395 * to make sure any work we've queued has finished and won't bother
6396 * us while we're suspended.
6397 */
dc97997a 6398void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv)
156c7ca0 6399{
91d14251 6400 if (INTEL_GEN(dev_priv) < 6)
d4d70aa5
ID		 6401 return;
6402
91d14251 6403 gen6_suspend_rps(dev_priv);
b47adc17
D		 6404
6405 /* Force GPU to min freq during suspend */
6406 gen6_rps_idle(dev_priv);
156c7ca0
JB		 6407}
6408
dc97997a 6409void intel_disable_gt_powersave(struct drm_i915_private *dev_priv)
8090c6b9 6410{
dc97997a 6411 if (IS_IRONLAKE_M(dev_priv)) {
91d14251 6412 ironlake_disable_drps(dev_priv);
dc97997a
CW		 6413 } else if (INTEL_INFO(dev_priv)->gen >= 6) {
6414 intel_suspend_gt_powersave(dev_priv);
e494837a 6415
4fc688ce 6416 mutex_lock(&dev_priv->rps.hw_lock);
dc97997a
CW		 6417 if (INTEL_INFO(dev_priv)->gen >= 9) {
6418 gen9_disable_rc6(dev_priv);
6419 gen9_disable_rps(dev_priv);
6420 } else if (IS_CHERRYVIEW(dev_priv))
6421 cherryview_disable_rps(dev_priv);
6422 else if (IS_VALLEYVIEW(dev_priv))
6423 valleyview_disable_rps(dev_priv);
d20d4f0c 6424 else
dc97997a 6425 gen6_disable_rps(dev_priv);
e534770a 6426
c0951f0c 6427 dev_priv->rps.enabled = false;
4fc688ce 6428 mutex_unlock(&dev_priv->rps.hw_lock);
930ebb46 6429 }
8090c6b9
DV		 6430}
6431
1a01ab3b
JB		 6432static void intel_gen6_powersave_work(struct work_struct *work)
6433{
6434 struct drm_i915_private *dev_priv =
6435 container_of(work, struct drm_i915_private,
6436 rps.delayed_resume_work.work);
1a01ab3b 6437
4fc688ce 6438 mutex_lock(&dev_priv->rps.hw_lock);
0a073b84 6439
dc97997a
CW		 6440 gen6_reset_rps_interrupts(dev_priv);
6441
6442 if (IS_CHERRYVIEW(dev_priv)) {
6443 cherryview_enable_rps(dev_priv);
6444 } else if (IS_VALLEYVIEW(dev_priv)) {
6445 valleyview_enable_rps(dev_priv);
6446 } else if (INTEL_INFO(dev_priv)->gen >= 9) {
6447 gen9_enable_rc6(dev_priv);
6448 gen9_enable_rps(dev_priv);
6449 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
6450 __gen6_update_ring_freq(dev_priv);
6451 } else if (IS_BROADWELL(dev_priv)) {
6452 gen8_enable_rps(dev_priv);
6453 __gen6_update_ring_freq(dev_priv);
0a073b84 6454 } else {
dc97997a
CW		 6455 gen6_enable_rps(dev_priv);
6456 __gen6_update_ring_freq(dev_priv);
0a073b84 6457 }
aed242ff
CW		 6458
6459 WARN_ON(dev_priv->rps.max_freq < dev_priv->rps.min_freq);
6460 WARN_ON(dev_priv->rps.idle_freq > dev_priv->rps.max_freq);
6461
6462 WARN_ON(dev_priv->rps.efficient_freq < dev_priv->rps.min_freq);
6463 WARN_ON(dev_priv->rps.efficient_freq > dev_priv->rps.max_freq);
6464
c0951f0c 6465 dev_priv->rps.enabled = true;
3cc134e3 6466
91d14251 6467 gen6_enable_rps_interrupts(dev_priv);
3cc134e3 6468
4fc688ce 6469 mutex_unlock(&dev_priv->rps.hw_lock);
c6df39b5
ID		 6470
6471 intel_runtime_pm_put(dev_priv);
1a01ab3b
JB		 6472}
6473
dc97997a 6474void intel_enable_gt_powersave(struct drm_i915_private *dev_priv)
8090c6b9 6475{
f61018b1 6476 /* Powersaving is controlled by the host when inside a VM */
c033666a 6477 if (intel_vgpu_active(dev_priv))
f61018b1
YZ		 6478 return;
6479
dc97997a 6480 if (IS_IRONLAKE_M(dev_priv)) {
91d14251 6481 ironlake_enable_drps(dev_priv);
dc97997a
CW		 6482 mutex_lock(&dev_priv->dev->struct_mutex);
6483 intel_init_emon(dev_priv);
6484 mutex_unlock(&dev_priv->dev->struct_mutex);
6485 } else if (INTEL_INFO(dev_priv)->gen >= 6) {
1a01ab3b
JB		 6486 /*
6487 * PCU communication is slow and this doesn't need to be
6488 * done at any specific time, so do this out of our fast path
6489 * to make resume and init faster.
c6df39b5
ID		 6490 *
6491 * We depend on the HW RC6 power context save/restore
6492 * mechanism when entering D3 through runtime PM suspend. So
6493 * disable RPM until RPS/RC6 is properly setup. We can only
6494 * get here via the driver load/system resume/runtime resume
6495 * paths, so the _noresume version is enough (and in case of
6496 * runtime resume it's necessary).
1a01ab3b 6497 */
c6df39b5
ID		 6498 if (schedule_delayed_work(&dev_priv->rps.delayed_resume_work,
6499 round_jiffies_up_relative(HZ)))
6500 intel_runtime_pm_get_noresume(dev_priv);
8090c6b9
DV		 6501 }
6502}
6503
dc97997a 6504void intel_reset_gt_powersave(struct drm_i915_private *dev_priv)
c6df39b5 6505{
dc97997a 6506 if (INTEL_INFO(dev_priv)->gen < 6)
dbea3cea
ID		 6507 return;
6508
91d14251 6509 gen6_suspend_rps(dev_priv);
c6df39b5 6510 dev_priv->rps.enabled = false;
c6df39b5
ID		 6511}
6512
3107bd48
DV		 6513static void ibx_init_clock_gating(struct drm_device *dev)
6514{
6515 struct drm_i915_private *dev_priv = dev->dev_private;
6516
6517 /*
6518 * On Ibex Peak and Cougar Point, we need to disable clock
6519 * gating for the panel power sequencer or it will fail to
6520 * start up when no ports are active.
6521 */
6522 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
6523}
6524
0e088b8f
VS		 6525static void g4x_disable_trickle_feed(struct drm_device *dev)
6526{
6527 struct drm_i915_private *dev_priv = dev->dev_private;
b12ce1d8 6528 enum pipe pipe;
0e088b8f 6529
055e393f 6530 for_each_pipe(dev_priv, pipe) {
0e088b8f
VS		 6531 I915_WRITE(DSPCNTR(pipe),
6532 I915_READ(DSPCNTR(pipe)) |
6533 DISPPLANE_TRICKLE_FEED_DISABLE);
b12ce1d8
VS		 6534
6535 I915_WRITE(DSPSURF(pipe), I915_READ(DSPSURF(pipe)));
6536 POSTING_READ(DSPSURF(pipe));
0e088b8f
VS		 6537 }
6538}
6539
017636cc
VS		 6540static void ilk_init_lp_watermarks(struct drm_device *dev)
6541{
6542 struct drm_i915_private *dev_priv = dev->dev_private;
6543
6544 I915_WRITE(WM3_LP_ILK, I915_READ(WM3_LP_ILK) & ~WM1_LP_SR_EN);
6545 I915_WRITE(WM2_LP_ILK, I915_READ(WM2_LP_ILK) & ~WM1_LP_SR_EN);
6546 I915_WRITE(WM1_LP_ILK, I915_READ(WM1_LP_ILK) & ~WM1_LP_SR_EN);
6547
6548 /*
6549 * Don't touch WM1S_LP_EN here.
6550 * Doing so could cause underruns.
6551 */
6552}
6553
1fa61106 6554static void ironlake_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 6555{
6556 struct drm_i915_private *dev_priv = dev->dev_private;
231e54f6 6557 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 6558
f1e8fa56
DL		 6559 /*
6560 * Required for FBC
6561 * WaFbcDisableDpfcClockGating:ilk
6562 */
4d47e4f5
DL		 6563 dspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |
6564 ILK_DPFCUNIT_CLOCK_GATE_DISABLE |
6565 ILK_DPFDUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6566
6567 I915_WRITE(PCH_3DCGDIS0,
6568 MARIUNIT_CLOCK_GATE_DISABLE |
6569 SVSMUNIT_CLOCK_GATE_DISABLE);
6570 I915_WRITE(PCH_3DCGDIS1,
6571 VFMUNIT_CLOCK_GATE_DISABLE);
6572
6f1d69b0
ED		 6573 /*
6574 * According to the spec the following bits should be set in
6575 * order to enable memory self-refresh
6576 * The bit 22/21 of 0x42004
6577 * The bit 5 of 0x42020
6578 * The bit 15 of 0x45000
6579 */
6580 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6581 (I915_READ(ILK_DISPLAY_CHICKEN2) |
6582 ILK_DPARB_GATE | ILK_VSDPFD_FULL));
4d47e4f5 6583 dspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6584 I915_WRITE(DISP_ARB_CTL,
6585 (I915_READ(DISP_ARB_CTL) |
6586 DISP_FBC_WM_DIS));
017636cc
VS		 6587
6588 ilk_init_lp_watermarks(dev);
6f1d69b0
ED		 6589
6590 /*
6591 * Based on the document from hardware guys the following bits
6592 * should be set unconditionally in order to enable FBC.
6593 * The bit 22 of 0x42000
6594 * The bit 22 of 0x42004
6595 * The bit 7,8,9 of 0x42020.
6596 */
6597 if (IS_IRONLAKE_M(dev)) {
4bb35334 6598 /* WaFbcAsynchFlipDisableFbcQueue:ilk */
6f1d69b0
ED		 6599 I915_WRITE(ILK_DISPLAY_CHICKEN1,
6600 I915_READ(ILK_DISPLAY_CHICKEN1) |
6601 ILK_FBCQ_DIS);
6602 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6603 I915_READ(ILK_DISPLAY_CHICKEN2) |
6604 ILK_DPARB_GATE);
6f1d69b0
ED		 6605 }
6606
4d47e4f5
DL		 6607 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6608
6f1d69b0
ED		 6609 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6610 I915_READ(ILK_DISPLAY_CHICKEN2) |
6611 ILK_ELPIN_409_SELECT);
6612 I915_WRITE(_3D_CHICKEN2,
6613 _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
6614 _3D_CHICKEN2_WM_READ_PIPELINED);
4358a374 6615
ecdb4eb7 6616 /* WaDisableRenderCachePipelinedFlush:ilk */
4358a374
DV		 6617 I915_WRITE(CACHE_MODE_0,
6618 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
3107bd48 6619
4e04632e
AG		 6620 /* WaDisable_RenderCache_OperationalFlush:ilk */
6621 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6622
0e088b8f 6623 g4x_disable_trickle_feed(dev);
bdad2b2f 6624
3107bd48
DV		 6625 ibx_init_clock_gating(dev);
6626}
6627
6628static void cpt_init_clock_gating(struct drm_device *dev)
6629{
6630 struct drm_i915_private *dev_priv = dev->dev_private;
6631 int pipe;
3f704fa2 6632 uint32_t val;
3107bd48
DV		 6633
6634 /*
6635 * On Ibex Peak and Cougar Point, we need to disable clock
6636 * gating for the panel power sequencer or it will fail to
6637 * start up when no ports are active.
6638 */
cd664078
JB		 6639 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |
6640 PCH_DPLUNIT_CLOCK_GATE_DISABLE |
6641 PCH_CPUNIT_CLOCK_GATE_DISABLE);
3107bd48
DV		 6642 I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
6643 DPLS_EDP_PPS_FIX_DIS);
335c07b7
TI		 6644 /* The below fixes the weird display corruption, a few pixels shifted
6645 * downward, on (only) LVDS of some HP laptops with IVY.
6646 */
055e393f 6647 for_each_pipe(dev_priv, pipe) {
dc4bd2d1
PZ		 6648 val = I915_READ(TRANS_CHICKEN2(pipe));
6649 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
6650 val &= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
41aa3448 6651 if (dev_priv->vbt.fdi_rx_polarity_inverted)
3f704fa2 6652 val |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
dc4bd2d1
PZ		 6653 val &= ~TRANS_CHICKEN2_FRAME_START_DELAY_MASK;
6654 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;
6655 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;
3f704fa2
PZ		 6656 I915_WRITE(TRANS_CHICKEN2(pipe), val);
6657 }
3107bd48 6658 /* WADP0ClockGatingDisable */
055e393f 6659 for_each_pipe(dev_priv, pipe) {
3107bd48
DV		 6660 I915_WRITE(TRANS_CHICKEN1(pipe),
6661 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
6662 }
6f1d69b0
ED		 6663}
6664
1d7aaa0c
DV		 6665static void gen6_check_mch_setup(struct drm_device *dev)
6666{
6667 struct drm_i915_private *dev_priv = dev->dev_private;
6668 uint32_t tmp;
6669
6670 tmp = I915_READ(MCH_SSKPD);
df662a28
DV		 6671 if ((tmp & MCH_SSKPD_WM0_MASK) != MCH_SSKPD_WM0_VAL)
6672 DRM_DEBUG_KMS("Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n",
6673 tmp);
1d7aaa0c
DV		 6674}
6675
1fa61106 6676static void gen6_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 6677{
6678 struct drm_i915_private *dev_priv = dev->dev_private;
231e54f6 6679 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 6680
231e54f6 6681 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6f1d69b0
ED		 6682
6683 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6684 I915_READ(ILK_DISPLAY_CHICKEN2) |
6685 ILK_ELPIN_409_SELECT);
6686
ecdb4eb7 6687 /* WaDisableHiZPlanesWhenMSAAEnabled:snb */
4283908e
DV		 6688 I915_WRITE(_3D_CHICKEN,
6689 _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB));
6690
4e04632e
AG		 6691 /* WaDisable_RenderCache_OperationalFlush:snb */
6692 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6693
8d85d272
VS		 6694 /*
6695 * BSpec recoomends 8x4 when MSAA is used,
6696 * however in practice 16x4 seems fastest.
c5c98a58
VS		 6697 *
6698 * Note that PS/WM thread counts depend on the WIZ hashing
6699 * disable bit, which we don't touch here, but it's good
6700 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
8d85d272
VS		 6701 */
6702 I915_WRITE(GEN6_GT_MODE,
98533251 6703 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
8d85d272 6704
017636cc 6705 ilk_init_lp_watermarks(dev);
6f1d69b0 6706
6f1d69b0 6707 I915_WRITE(CACHE_MODE_0,
50743298 6708 _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
6f1d69b0
ED		 6709
6710 I915_WRITE(GEN6_UCGCTL1,
6711 I915_READ(GEN6_UCGCTL1) |
6712 GEN6_BLBUNIT_CLOCK_GATE_DISABLE |
6713 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
6714
6715 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
6716 * gating disable must be set. Failure to set it results in
6717 * flickering pixels due to Z write ordering failures after
6718 * some amount of runtime in the Mesa "fire" demo, and Unigine
6719 * Sanctuary and Tropics, and apparently anything else with
6720 * alpha test or pixel discard.
6721 *
6722 * According to the spec, bit 11 (RCCUNIT) must also be set,
6723 * but we didn't debug actual testcases to find it out.
0f846f81 6724 *
ef59318c
VS		 6725 * WaDisableRCCUnitClockGating:snb
6726 * WaDisableRCPBUnitClockGating:snb
6f1d69b0
ED		 6727 */
6728 I915_WRITE(GEN6_UCGCTL2,
6729 GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
6730 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
6731
5eb146dd 6732 /* WaStripsFansDisableFastClipPerformanceFix:snb */
743b57d8
VS		 6733 I915_WRITE(_3D_CHICKEN3,
6734 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL));
6f1d69b0 6735
e927ecde
VS		 6736 /*
6737 * Bspec says:
6738 * "This bit must be set if 3DSTATE_CLIP clip mode is set to normal and
6739 * 3DSTATE_SF number of SF output attributes is more than 16."
6740 */
6741 I915_WRITE(_3D_CHICKEN3,
6742 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH));
6743
6f1d69b0
ED		 6744 /*
6745 * According to the spec the following bits should be
6746 * set in order to enable memory self-refresh and fbc:
6747 * The bit21 and bit22 of 0x42000
6748 * The bit21 and bit22 of 0x42004
6749 * The bit5 and bit7 of 0x42020
6750 * The bit14 of 0x70180
6751 * The bit14 of 0x71180
4bb35334
DL		 6752 *
6753 * WaFbcAsynchFlipDisableFbcQueue:snb
6f1d69b0
ED		 6754 */
6755 I915_WRITE(ILK_DISPLAY_CHICKEN1,
6756 I915_READ(ILK_DISPLAY_CHICKEN1) |
6757 ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
6758 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6759 I915_READ(ILK_DISPLAY_CHICKEN2) |
6760 ILK_DPARB_GATE | ILK_VSDPFD_FULL);
231e54f6
DL		 6761 I915_WRITE(ILK_DSPCLK_GATE_D,
6762 I915_READ(ILK_DSPCLK_GATE_D) |
6763 ILK_DPARBUNIT_CLOCK_GATE_ENABLE |
6764 ILK_DPFDUNIT_CLOCK_GATE_ENABLE);
6f1d69b0 6765
0e088b8f 6766 g4x_disable_trickle_feed(dev);
f8f2ac9a 6767
3107bd48 6768 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 6769
6770 gen6_check_mch_setup(dev);
6f1d69b0
ED		 6771}
6772
6773static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
6774{
6775 uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);
6776
3aad9059 6777 /*
46680e0a 6778 * WaVSThreadDispatchOverride:ivb,vlv
3aad9059
VS		 6779 *
6780 * This actually overrides the dispatch
6781 * mode for all thread types.
6782 */
6f1d69b0
ED		 6783 reg &= ~GEN7_FF_SCHED_MASK;
6784 reg |= GEN7_FF_TS_SCHED_HW;
6785 reg |= GEN7_FF_VS_SCHED_HW;
6786 reg |= GEN7_FF_DS_SCHED_HW;
6787
6788 I915_WRITE(GEN7_FF_THREAD_MODE, reg);
6789}
6790
17a303ec
PZ		 6791static void lpt_init_clock_gating(struct drm_device *dev)
6792{
6793 struct drm_i915_private *dev_priv = dev->dev_private;
6794
6795 /*
6796 * TODO: this bit should only be enabled when really needed, then
6797 * disabled when not needed anymore in order to save power.
6798 */
c2699524 6799 if (HAS_PCH_LPT_LP(dev))
17a303ec
PZ		 6800 I915_WRITE(SOUTH_DSPCLK_GATE_D,
6801 I915_READ(SOUTH_DSPCLK_GATE_D) |
6802 PCH_LP_PARTITION_LEVEL_DISABLE);
0a790cdb
PZ		 6803
6804 /* WADPOClockGatingDisable:hsw */
36c0d0cf
VS		 6805 I915_WRITE(TRANS_CHICKEN1(PIPE_A),
6806 I915_READ(TRANS_CHICKEN1(PIPE_A)) |
0a790cdb 6807 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
17a303ec
PZ		 6808}
6809
7d708ee4
ID		 6810static void lpt_suspend_hw(struct drm_device *dev)
6811{
6812 struct drm_i915_private *dev_priv = dev->dev_private;
6813
c2699524 6814 if (HAS_PCH_LPT_LP(dev)) {
7d708ee4
ID		 6815 uint32_t val = I915_READ(SOUTH_DSPCLK_GATE_D);
6816
6817 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
6818 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
6819 }
6820}
6821
450174fe
ID		 6822static void gen8_set_l3sqc_credits(struct drm_i915_private *dev_priv,
6823 int general_prio_credits,
6824 int high_prio_credits)
6825{
6826 u32 misccpctl;
6827
6828 /* WaTempDisableDOPClkGating:bdw */
6829 misccpctl = I915_READ(GEN7_MISCCPCTL);
6830 I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);
6831
6832 I915_WRITE(GEN8_L3SQCREG1,
6833 L3_GENERAL_PRIO_CREDITS(general_prio_credits) |
6834 L3_HIGH_PRIO_CREDITS(high_prio_credits));
6835
6836 /*
6837 * Wait at least 100 clocks before re-enabling clock gating.
6838 * See the definition of L3SQCREG1 in BSpec.
6839 */
6840 POSTING_READ(GEN8_L3SQCREG1);
6841 udelay(1);
6842 I915_WRITE(GEN7_MISCCPCTL, misccpctl);
6843}
6844
47c2bd97 6845static void broadwell_init_clock_gating(struct drm_device *dev)
1020a5c2
BW		 6846{
6847 struct drm_i915_private *dev_priv = dev->dev_private;
07d27e20 6848 enum pipe pipe;
1020a5c2 6849
7ad0dbab 6850 ilk_init_lp_watermarks(dev);
50ed5fbd 6851
ab57fff1 6852 /* WaSwitchSolVfFArbitrationPriority:bdw */
50ed5fbd 6853 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
fe4ab3ce 6854
ab57fff1 6855 /* WaPsrDPAMaskVBlankInSRD:bdw */
fe4ab3ce
BW		 6856 I915_WRITE(CHICKEN_PAR1_1,
6857 I915_READ(CHICKEN_PAR1_1) | DPA_MASK_VBLANK_SRD);
6858
ab57fff1 6859 /* WaPsrDPRSUnmaskVBlankInSRD:bdw */
055e393f 6860 for_each_pipe(dev_priv, pipe) {
07d27e20 6861 I915_WRITE(CHICKEN_PIPESL_1(pipe),
c7c65622 6862 I915_READ(CHICKEN_PIPESL_1(pipe)) |
8f670bb1 6863 BDW_DPRS_MASK_VBLANK_SRD);
fe4ab3ce 6864 }
63801f21 6865
ab57fff1
BW		 6866 /* WaVSRefCountFullforceMissDisable:bdw */
6867 /* WaDSRefCountFullforceMissDisable:bdw */
6868 I915_WRITE(GEN7_FF_THREAD_MODE,
6869 I915_READ(GEN7_FF_THREAD_MODE) &
6870 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
36075a4c 6871
295e8bb7
VS		 6872 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
6873 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
4f1ca9e9
VS		 6874
6875 /* WaDisableSDEUnitClockGating:bdw */
6876 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
6877 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
5d708680 6878
450174fe
ID		 6879 /* WaProgramL3SqcReg1Default:bdw */
6880 gen8_set_l3sqc_credits(dev_priv, 30, 2);
4d487cff 6881
6d50b065
VS		 6882 /*
6883 * WaGttCachingOffByDefault:bdw
6884 * GTT cache may not work with big pages, so if those
6885 * are ever enabled GTT cache may need to be disabled.
6886 */
6887 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
6888
89d6b2b8 6889 lpt_init_clock_gating(dev);
1020a5c2
BW		 6890}
6891
cad2a2d7
ED		 6892static void haswell_init_clock_gating(struct drm_device *dev)
6893{
6894 struct drm_i915_private *dev_priv = dev->dev_private;
cad2a2d7 6895
017636cc 6896 ilk_init_lp_watermarks(dev);
cad2a2d7 6897
f3fc4884
FJ		 6898 /* L3 caching of data atomics doesn't work -- disable it. */
6899 I915_WRITE(HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
6900 I915_WRITE(HSW_ROW_CHICKEN3,
6901 _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE));
6902
ecdb4eb7 6903 /* This is required by WaCatErrorRejectionIssue:hsw */
cad2a2d7
ED		 6904 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
6905 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
6906 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
6907
e36ea7ff
VS		 6908 /* WaVSRefCountFullforceMissDisable:hsw */
6909 I915_WRITE(GEN7_FF_THREAD_MODE,
6910 I915_READ(GEN7_FF_THREAD_MODE) & ~GEN7_FF_VS_REF_CNT_FFME);
cad2a2d7 6911
4e04632e
AG		 6912 /* WaDisable_RenderCache_OperationalFlush:hsw */
6913 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6914
fe27c606
CW		 6915 /* enable HiZ Raw Stall Optimization */
6916 I915_WRITE(CACHE_MODE_0_GEN7,
6917 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
6918
ecdb4eb7 6919 /* WaDisable4x2SubspanOptimization:hsw */
cad2a2d7
ED		 6920 I915_WRITE(CACHE_MODE_1,
6921 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
1544d9d5 6922
a12c4967
VS		 6923 /*
6924 * BSpec recommends 8x4 when MSAA is used,
6925 * however in practice 16x4 seems fastest.
c5c98a58
VS		 6926 *
6927 * Note that PS/WM thread counts depend on the WIZ hashing
6928 * disable bit, which we don't touch here, but it's good
6929 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a12c4967
VS		 6930 */
6931 I915_WRITE(GEN7_GT_MODE,
98533251 6932 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a12c4967 6933
94411593
KG		 6934 /* WaSampleCChickenBitEnable:hsw */
6935 I915_WRITE(HALF_SLICE_CHICKEN3,
6936 _MASKED_BIT_ENABLE(HSW_SAMPLE_C_PERFORMANCE));
6937
ecdb4eb7 6938 /* WaSwitchSolVfFArbitrationPriority:hsw */
e3dff585
BW		 6939 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
6940
90a88643
PZ		 6941 /* WaRsPkgCStateDisplayPMReq:hsw */
6942 I915_WRITE(CHICKEN_PAR1_1,
6943 I915_READ(CHICKEN_PAR1_1) | FORCE_ARB_IDLE_PLANES);
1544d9d5 6944
17a303ec 6945 lpt_init_clock_gating(dev);
cad2a2d7
ED		 6946}
6947
1fa61106 6948static void ivybridge_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 6949{
6950 struct drm_i915_private *dev_priv = dev->dev_private;
20848223 6951 uint32_t snpcr;
6f1d69b0 6952
017636cc 6953 ilk_init_lp_watermarks(dev);
6f1d69b0 6954
231e54f6 6955 I915_WRITE(ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);
6f1d69b0 6956
ecdb4eb7 6957 /* WaDisableEarlyCull:ivb */
87f8020e
JB		 6958 I915_WRITE(_3D_CHICKEN3,
6959 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
6960
ecdb4eb7 6961 /* WaDisableBackToBackFlipFix:ivb */
6f1d69b0
ED		 6962 I915_WRITE(IVB_CHICKEN3,
6963 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
6964 CHICKEN3_DGMG_DONE_FIX_DISABLE);
6965
ecdb4eb7 6966 /* WaDisablePSDDualDispatchEnable:ivb */
12f3382b
JB		 6967 if (IS_IVB_GT1(dev))
6968 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
6969 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 6970
4e04632e
AG		 6971 /* WaDisable_RenderCache_OperationalFlush:ivb */
6972 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6973
ecdb4eb7 6974 /* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
6f1d69b0
ED		 6975 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
6976 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
6977
ecdb4eb7 6978 /* WaApplyL3ControlAndL3ChickenMode:ivb */
6f1d69b0
ED		 6979 I915_WRITE(GEN7_L3CNTLREG1,
6980 GEN7_WA_FOR_GEN7_L3_CONTROL);
6981 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
8ab43976
JB		 6982 GEN7_WA_L3_CHICKEN_MODE);
6983 if (IS_IVB_GT1(dev))
6984 I915_WRITE(GEN7_ROW_CHICKEN2,
6985 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2
VS		 6986 else {
6987 /* must write both registers */
6988 I915_WRITE(GEN7_ROW_CHICKEN2,
6989 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
8ab43976
JB		 6990 I915_WRITE(GEN7_ROW_CHICKEN2_GT2,
6991 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2 6992 }
6f1d69b0 6993
ecdb4eb7 6994 /* WaForceL3Serialization:ivb */
61939d97
JB		 6995 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
6996 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
6997
1b80a19a 6998 /*
0f846f81 6999 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7000 * This implements the WaDisableRCZUnitClockGating:ivb workaround.
0f846f81
JB		 7001 */
7002 I915_WRITE(GEN6_UCGCTL2,
28acf3b2 7003 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7004
ecdb4eb7 7005 /* This is required by WaCatErrorRejectionIssue:ivb */
6f1d69b0
ED		 7006 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7007 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7008 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7009
0e088b8f 7010 g4x_disable_trickle_feed(dev);
6f1d69b0
ED		 7011
7012 gen7_setup_fixed_func_scheduler(dev_priv);
97e1930f 7013
22721343
CW		 7014 if (0) { /* causes HiZ corruption on ivb:gt1 */
7015 /* enable HiZ Raw Stall Optimization */
7016 I915_WRITE(CACHE_MODE_0_GEN7,
7017 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
7018 }
116f2b6d 7019
ecdb4eb7 7020 /* WaDisable4x2SubspanOptimization:ivb */
97e1930f
DV		 7021 I915_WRITE(CACHE_MODE_1,
7022 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
20848223 7023
a607c1a4
VS		 7024 /*
7025 * BSpec recommends 8x4 when MSAA is used,
7026 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7027 *
7028 * Note that PS/WM thread counts depend on the WIZ hashing
7029 * disable bit, which we don't touch here, but it's good
7030 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a607c1a4
VS		 7031 */
7032 I915_WRITE(GEN7_GT_MODE,
98533251 7033 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a607c1a4 7034
20848223
BW		 7035 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
7036 snpcr &= ~GEN6_MBC_SNPCR_MASK;
7037 snpcr |= GEN6_MBC_SNPCR_MED;
7038 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
3107bd48 7039
ab5c608b
BW		 7040 if (!HAS_PCH_NOP(dev))
7041 cpt_init_clock_gating(dev);
1d7aaa0c
DV		 7042
7043 gen6_check_mch_setup(dev);
6f1d69b0
ED		 7044}
7045
1fa61106 7046static void valleyview_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7047{
7048 struct drm_i915_private *dev_priv = dev->dev_private;
6f1d69b0 7049
ecdb4eb7 7050 /* WaDisableEarlyCull:vlv */
87f8020e
JB		 7051 I915_WRITE(_3D_CHICKEN3,
7052 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
7053
ecdb4eb7 7054 /* WaDisableBackToBackFlipFix:vlv */
6f1d69b0
ED		 7055 I915_WRITE(IVB_CHICKEN3,
7056 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
7057 CHICKEN3_DGMG_DONE_FIX_DISABLE);
7058
fad7d36e 7059 /* WaPsdDispatchEnable:vlv */
ecdb4eb7 7060 /* WaDisablePSDDualDispatchEnable:vlv */
12f3382b 7061 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
d3bc0303
JB		 7062 _MASKED_BIT_ENABLE(GEN7_MAX_PS_THREAD_DEP |
7063 GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 7064
4e04632e
AG		 7065 /* WaDisable_RenderCache_OperationalFlush:vlv */
7066 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7067
ecdb4eb7 7068 /* WaForceL3Serialization:vlv */
61939d97
JB		 7069 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
7070 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
7071
ecdb4eb7 7072 /* WaDisableDopClockGating:vlv */
8ab43976
JB		 7073 I915_WRITE(GEN7_ROW_CHICKEN2,
7074 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
7075
ecdb4eb7 7076 /* This is required by WaCatErrorRejectionIssue:vlv */
6f1d69b0
ED		 7077 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7078 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7079 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7080
46680e0a
VS		 7081 gen7_setup_fixed_func_scheduler(dev_priv);
7082
3c0edaeb 7083 /*
0f846f81 7084 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7085 * This implements the WaDisableRCZUnitClockGating:vlv workaround.
0f846f81
JB		 7086 */
7087 I915_WRITE(GEN6_UCGCTL2,
3c0edaeb 7088 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7089
c98f5062
AG		 7090 /* WaDisableL3Bank2xClockGate:vlv
7091 * Disabling L3 clock gating- MMIO 940c[25] = 1
7092 * Set bit 25, to disable L3_BANK_2x_CLK_GATING */
7093 I915_WRITE(GEN7_UCGCTL4,
7094 I915_READ(GEN7_UCGCTL4) | GEN7_L3BANK2X_CLOCK_GATE_DISABLE);
e3f33d46 7095
afd58e79
VS		 7096 /*
7097 * BSpec says this must be set, even though
7098 * WaDisable4x2SubspanOptimization isn't listed for VLV.
7099 */
6b26c86d
DV		 7100 I915_WRITE(CACHE_MODE_1,
7101 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
7983117f 7102
da2518f9
VS		 7103 /*
7104 * BSpec recommends 8x4 when MSAA is used,
7105 * however in practice 16x4 seems fastest.
7106 *
7107 * Note that PS/WM thread counts depend on the WIZ hashing
7108 * disable bit, which we don't touch here, but it's good
7109 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
7110 */
7111 I915_WRITE(GEN7_GT_MODE,
7112 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
7113
031994ee
VS		 7114 /*
7115 * WaIncreaseL3CreditsForVLVB0:vlv
7116 * This is the hardware default actually.
7117 */
7118 I915_WRITE(GEN7_L3SQCREG1, VLV_B0_WA_L3SQCREG1_VALUE);
7119
2d809570 7120 /*
ecdb4eb7 7121 * WaDisableVLVClockGating_VBIIssue:vlv
2d809570
JB		 7122 * Disable clock gating on th GCFG unit to prevent a delay
7123 * in the reporting of vblank events.
7124 */
7a0d1eed 7125 I915_WRITE(VLV_GUNIT_CLOCK_GATE, GCFG_DIS);
6f1d69b0
ED		 7126}
7127
a4565da8
VS		 7128static void cherryview_init_clock_gating(struct drm_device *dev)
7129{
7130 struct drm_i915_private *dev_priv = dev->dev_private;
7131
232ce337
VS		 7132 /* WaVSRefCountFullforceMissDisable:chv */
7133 /* WaDSRefCountFullforceMissDisable:chv */
7134 I915_WRITE(GEN7_FF_THREAD_MODE,
7135 I915_READ(GEN7_FF_THREAD_MODE) &
7136 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
acea6f95
VS		 7137
7138 /* WaDisableSemaphoreAndSyncFlipWait:chv */
7139 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
7140 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
0846697c
VS		 7141
7142 /* WaDisableCSUnitClockGating:chv */
7143 I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |
7144 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
c631780f
VS		 7145
7146 /* WaDisableSDEUnitClockGating:chv */
7147 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7148 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
6d50b065 7149
450174fe
ID		 7150 /*
7151 * WaProgramL3SqcReg1Default:chv
7152 * See gfxspecs/Related Documents/Performance Guide/
7153 * LSQC Setting Recommendations.
7154 */
7155 gen8_set_l3sqc_credits(dev_priv, 38, 2);
7156
6d50b065
VS		 7157 /*
7158 * GTT cache may not work with big pages, so if those
7159 * are ever enabled GTT cache may need to be disabled.
7160 */
7161 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
a4565da8
VS		 7162}
7163
1fa61106 7164static void g4x_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7165{
7166 struct drm_i915_private *dev_priv = dev->dev_private;
7167 uint32_t dspclk_gate;
7168
7169 I915_WRITE(RENCLK_GATE_D1, 0);
7170 I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
7171 GS_UNIT_CLOCK_GATE_DISABLE |
7172 CL_UNIT_CLOCK_GATE_DISABLE);
7173 I915_WRITE(RAMCLK_GATE_D, 0);
7174 dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
7175 OVRUNIT_CLOCK_GATE_DISABLE |
7176 OVCUNIT_CLOCK_GATE_DISABLE;
7177 if (IS_GM45(dev))
7178 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
7179 I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
4358a374
DV		 7180
7181 /* WaDisableRenderCachePipelinedFlush */
7182 I915_WRITE(CACHE_MODE_0,
7183 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
de1aa629 7184
4e04632e
AG		 7185 /* WaDisable_RenderCache_OperationalFlush:g4x */
7186 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7187
0e088b8f 7188 g4x_disable_trickle_feed(dev);
6f1d69b0
ED		 7189}
7190
1fa61106 7191static void crestline_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7192{
7193 struct drm_i915_private *dev_priv = dev->dev_private;
7194
7195 I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
7196 I915_WRITE(RENCLK_GATE_D2, 0);
7197 I915_WRITE(DSPCLK_GATE_D, 0);
7198 I915_WRITE(RAMCLK_GATE_D, 0);
7199 I915_WRITE16(DEUC, 0);
20f94967
VS		 7200 I915_WRITE(MI_ARB_STATE,
7201 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7202
7203 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7204 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7205}
7206
1fa61106 7207static void broadwater_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7208{
7209 struct drm_i915_private *dev_priv = dev->dev_private;
7210
7211 I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
7212 I965_RCC_CLOCK_GATE_DISABLE |
7213 I965_RCPB_CLOCK_GATE_DISABLE |
7214 I965_ISC_CLOCK_GATE_DISABLE |
7215 I965_FBC_CLOCK_GATE_DISABLE);
7216 I915_WRITE(RENCLK_GATE_D2, 0);
20f94967
VS		 7217 I915_WRITE(MI_ARB_STATE,
7218 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7219
7220 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7221 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7222}
7223
1fa61106 7224static void gen3_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7225{
7226 struct drm_i915_private *dev_priv = dev->dev_private;
7227 u32 dstate = I915_READ(D_STATE);
7228
7229 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
7230 DSTATE_DOT_CLOCK_GATING;
7231 I915_WRITE(D_STATE, dstate);
13a86b85
CW		 7232
7233 if (IS_PINEVIEW(dev))
7234 I915_WRITE(ECOSKPD, _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));
974a3b0f
DV		 7235
7236 /* IIR "flip pending" means done if this bit is set */
7237 I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE));
12fabbcb
VS		 7238
7239 /* interrupts should cause a wake up from C3 */
3299254f 7240 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_INT_EN));
dbb42748
VS		 7241
7242 /* On GEN3 we really need to make sure the ARB C3 LP bit is set */
7243 I915_WRITE(MI_ARB_STATE, _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE));
1038392b
VS		 7244
7245 I915_WRITE(MI_ARB_STATE,
7246 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7247}
7248
1fa61106 7249static void i85x_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7250{
7251 struct drm_i915_private *dev_priv = dev->dev_private;
7252
7253 I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
54e472ae
VS		 7254
7255 /* interrupts should cause a wake up from C3 */
7256 I915_WRITE(MI_STATE, _MASKED_BIT_ENABLE(MI_AGPBUSY_INT_EN) |
7257 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE));
1038392b
VS		 7258
7259 I915_WRITE(MEM_MODE,
7260 _MASKED_BIT_ENABLE(MEM_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7261}
7262
1fa61106 7263static void i830_init_clock_gating(struct drm_device *dev)
6f1d69b0
ED		 7264{
7265 struct drm_i915_private *dev_priv = dev->dev_private;
7266
7267 I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);
1038392b
VS		 7268
7269 I915_WRITE(MEM_MODE,
7270 _MASKED_BIT_ENABLE(MEM_DISPLAY_A_TRICKLE_FEED_DISABLE) |
7271 _MASKED_BIT_ENABLE(MEM_DISPLAY_B_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7272}
7273
6f1d69b0
ED		 7274void intel_init_clock_gating(struct drm_device *dev)
7275{
7276 struct drm_i915_private *dev_priv = dev->dev_private;
7277
bb400da9 7278 dev_priv->display.init_clock_gating(dev);
6f1d69b0
ED		 7279}
7280
7d708ee4
ID		 7281void intel_suspend_hw(struct drm_device *dev)
7282{
7283 if (HAS_PCH_LPT(dev))
7284 lpt_suspend_hw(dev);
7285}
7286
bb400da9
ID		 7287static void nop_init_clock_gating(struct drm_device *dev)
7288{
7289 DRM_DEBUG_KMS("No clock gating settings or workarounds applied.\n");
7290}
7291
7292/**
7293 * intel_init_clock_gating_hooks - setup the clock gating hooks
7294 * @dev_priv: device private
7295 *
7296 * Setup the hooks that configure which clocks of a given platform can be
7297 * gated and also apply various GT and display specific workarounds for these
7298 * platforms. Note that some GT specific workarounds are applied separately
7299 * when GPU contexts or batchbuffers start their execution.
7300 */
7301void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv)
7302{
7303 if (IS_SKYLAKE(dev_priv))
7304 dev_priv->display.init_clock_gating = nop_init_clock_gating;
7305 else if (IS_KABYLAKE(dev_priv))
7306 dev_priv->display.init_clock_gating = nop_init_clock_gating;
7307 else if (IS_BROXTON(dev_priv))
7308 dev_priv->display.init_clock_gating = bxt_init_clock_gating;
7309 else if (IS_BROADWELL(dev_priv))
7310 dev_priv->display.init_clock_gating = broadwell_init_clock_gating;
7311 else if (IS_CHERRYVIEW(dev_priv))
7312 dev_priv->display.init_clock_gating = cherryview_init_clock_gating;
7313 else if (IS_HASWELL(dev_priv))
7314 dev_priv->display.init_clock_gating = haswell_init_clock_gating;
7315 else if (IS_IVYBRIDGE(dev_priv))
7316 dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
7317 else if (IS_VALLEYVIEW(dev_priv))
7318 dev_priv->display.init_clock_gating = valleyview_init_clock_gating;
7319 else if (IS_GEN6(dev_priv))
7320 dev_priv->display.init_clock_gating = gen6_init_clock_gating;
7321 else if (IS_GEN5(dev_priv))
7322 dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
7323 else if (IS_G4X(dev_priv))
7324 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
7325 else if (IS_CRESTLINE(dev_priv))
7326 dev_priv->display.init_clock_gating = crestline_init_clock_gating;
7327 else if (IS_BROADWATER(dev_priv))
7328 dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
7329 else if (IS_GEN3(dev_priv))
7330 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
7331 else if (IS_I85X(dev_priv) || IS_I865G(dev_priv))
7332 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
7333 else if (IS_GEN2(dev_priv))
7334 dev_priv->display.init_clock_gating = i830_init_clock_gating;
7335 else {
7336 MISSING_CASE(INTEL_DEVID(dev_priv));
7337 dev_priv->display.init_clock_gating = nop_init_clock_gating;
7338 }
7339}
7340
1fa61106
ED		 7341/* Set up chip specific power management-related functions */
7342void intel_init_pm(struct drm_device *dev)
7343{
7344 struct drm_i915_private *dev_priv = dev->dev_private;
7345
7ff0ebcc 7346 intel_fbc_init(dev_priv);
1fa61106 7347
c921aba8
DV		 7348 /* For cxsr */
7349 if (IS_PINEVIEW(dev))
7350 i915_pineview_get_mem_freq(dev);
7351 else if (IS_GEN5(dev))
7352 i915_ironlake_get_mem_freq(dev);
7353
1fa61106 7354 /* For FIFO watermark updates */
f5ed50cb 7355 if (INTEL_INFO(dev)->gen >= 9) {
2af30a5c 7356 skl_setup_wm_latency(dev);
2d41c0b5 7357 dev_priv->display.update_wm = skl_update_wm;
98d39494 7358 dev_priv->display.compute_global_watermarks = skl_compute_wm;
c83155a6 7359 } else if (HAS_PCH_SPLIT(dev)) {
fa50ad61 7360 ilk_setup_wm_latency(dev);
53615a5e 7361
bd602544
VS		 7362 if ((IS_GEN5(dev) && dev_priv->wm.pri_latency[1] &&
7363 dev_priv->wm.spr_latency[1] && dev_priv->wm.cur_latency[1]) ||
7364 (!IS_GEN5(dev) && dev_priv->wm.pri_latency[0] &&
7365 dev_priv->wm.spr_latency[0] && dev_priv->wm.cur_latency[0])) {
86c8bbbe 7366 dev_priv->display.compute_pipe_wm = ilk_compute_pipe_wm;
ed4a6a7c
MR		 7367 dev_priv->display.compute_intermediate_wm =
7368 ilk_compute_intermediate_wm;
7369 dev_priv->display.initial_watermarks =
7370 ilk_initial_watermarks;
7371 dev_priv->display.optimize_watermarks =
7372 ilk_optimize_watermarks;
bd602544
VS		 7373 } else {
7374 DRM_DEBUG_KMS("Failed to read display plane latency. "
7375 "Disable CxSR\n");
7376 }
a4565da8 7377 } else if (IS_CHERRYVIEW(dev)) {
262cd2e1 7378 vlv_setup_wm_latency(dev);
262cd2e1 7379 dev_priv->display.update_wm = vlv_update_wm;
1fa61106 7380 } else if (IS_VALLEYVIEW(dev)) {
26e1fe4f 7381 vlv_setup_wm_latency(dev);
26e1fe4f 7382 dev_priv->display.update_wm = vlv_update_wm;
1fa61106
ED		 7383 } else if (IS_PINEVIEW(dev)) {
7384 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),
7385 dev_priv->is_ddr3,
7386 dev_priv->fsb_freq,
7387 dev_priv->mem_freq)) {
7388 DRM_INFO("failed to find known CxSR latency "
7389 "(found ddr%s fsb freq %d, mem freq %d), "
7390 "disabling CxSR\n",
7391 (dev_priv->is_ddr3 == 1) ? "3" : "2",
7392 dev_priv->fsb_freq, dev_priv->mem_freq);
7393 /* Disable CxSR and never update its watermark again */
5209b1f4 7394 intel_set_memory_cxsr(dev_priv, false);
1fa61106
ED		 7395 dev_priv->display.update_wm = NULL;
7396 } else
7397 dev_priv->display.update_wm = pineview_update_wm;
1fa61106
ED		 7398 } else if (IS_G4X(dev)) {
7399 dev_priv->display.update_wm = g4x_update_wm;
1fa61106
ED		 7400 } else if (IS_GEN4(dev)) {
7401 dev_priv->display.update_wm = i965_update_wm;
1fa61106
ED		 7402 } else if (IS_GEN3(dev)) {
7403 dev_priv->display.update_wm = i9xx_update_wm;
7404 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
feb56b93
DV		 7405 } else if (IS_GEN2(dev)) {
7406 if (INTEL_INFO(dev)->num_pipes == 1) {
7407 dev_priv->display.update_wm = i845_update_wm;
1fa61106 7408 dev_priv->display.get_fifo_size = i845_get_fifo_size;
feb56b93
DV		 7409 } else {
7410 dev_priv->display.update_wm = i9xx_update_wm;
1fa61106 7411 dev_priv->display.get_fifo_size = i830_get_fifo_size;
feb56b93 7412 }
feb56b93
DV		 7413 } else {
7414 DRM_ERROR("unexpected fall-through in intel_init_pm\n");
1fa61106
ED		 7415 }
7416}
7417
151a49d0 7418int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val)
42c0526c 7419{
4fc688ce 7420 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c
BW		 7421
7422 if (I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
7423 DRM_DEBUG_DRIVER("warning: pcode (read) mailbox access failed\n");
7424 return -EAGAIN;
7425 }
7426
7427 I915_WRITE(GEN6_PCODE_DATA, *val);
dddab346 7428 I915_WRITE(GEN6_PCODE_DATA1, 0);
42c0526c
BW		 7429 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
7430
7431 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7432 500)) {
7433 DRM_ERROR("timeout waiting for pcode read (%d) to finish\n", mbox);
7434 return -ETIMEDOUT;
7435 }
7436
7437 *val = I915_READ(GEN6_PCODE_DATA);
7438 I915_WRITE(GEN6_PCODE_DATA, 0);
7439
7440 return 0;
7441}
7442
151a49d0 7443int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val)
42c0526c 7444{
4fc688ce 7445 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c
BW		 7446
7447 if (I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
7448 DRM_DEBUG_DRIVER("warning: pcode (write) mailbox access failed\n");
7449 return -EAGAIN;
7450 }
7451
7452 I915_WRITE(GEN6_PCODE_DATA, val);
7453 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
7454
7455 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
7456 500)) {
7457 DRM_ERROR("timeout waiting for pcode write (%d) to finish\n", mbox);
7458 return -ETIMEDOUT;
7459 }
7460
7461 I915_WRITE(GEN6_PCODE_DATA, 0);
7462
7463 return 0;
7464}
a0e4e199 7465
dd06f88c
VS		 7466static int byt_gpu_freq(struct drm_i915_private *dev_priv, int val)
7467{
c30fec65
VS		 7468 /*
7469 * N = val - 0xb7
7470 * Slow = Fast = GPLL ref * N
7471 */
7472 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * (val - 0xb7), 1000);
855ba3be
JB		 7473}
7474
b55dd647 7475static int byt_freq_opcode(struct drm_i915_private *dev_priv, int val)
855ba3be 7476{
c30fec65 7477 return DIV_ROUND_CLOSEST(1000 * val, dev_priv->rps.gpll_ref_freq) + 0xb7;
855ba3be
JB		 7478}
7479
b55dd647 7480static int chv_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7481{
c30fec65
VS		 7482 /*
7483 * N = val / 2
7484 * CU (slow) = CU2x (fast) / 2 = GPLL ref * N / 2
7485 */
7486 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * val, 2 * 2 * 1000);
22b1b2f8
D		 7487}
7488
b55dd647 7489static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7490{
1c14762d 7491 /* CHV needs even values */
c30fec65 7492 return DIV_ROUND_CLOSEST(2 * 1000 * val, dev_priv->rps.gpll_ref_freq) * 2;
22b1b2f8
D		 7493}
7494
616bc820 7495int intel_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7496{
2d1fe073 7497 if (IS_GEN9(dev_priv))
500a3d2e
MK		 7498 return DIV_ROUND_CLOSEST(val * GT_FREQUENCY_MULTIPLIER,
7499 GEN9_FREQ_SCALER);
2d1fe073 7500 else if (IS_CHERRYVIEW(dev_priv))
616bc820 7501 return chv_gpu_freq(dev_priv, val);
2d1fe073 7502 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 7503 return byt_gpu_freq(dev_priv, val);
7504 else
7505 return val * GT_FREQUENCY_MULTIPLIER;
22b1b2f8
D		 7506}
7507
616bc820
VS		 7508int intel_freq_opcode(struct drm_i915_private *dev_priv, int val)
7509{
2d1fe073 7510 if (IS_GEN9(dev_priv))
500a3d2e
MK		 7511 return DIV_ROUND_CLOSEST(val * GEN9_FREQ_SCALER,
7512 GT_FREQUENCY_MULTIPLIER);
2d1fe073 7513 else if (IS_CHERRYVIEW(dev_priv))
616bc820 7514 return chv_freq_opcode(dev_priv, val);
2d1fe073 7515 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 7516 return byt_freq_opcode(dev_priv, val);
7517 else
500a3d2e 7518 return DIV_ROUND_CLOSEST(val, GT_FREQUENCY_MULTIPLIER);
616bc820 7519}
22b1b2f8 7520
6ad790c0
CW		 7521struct request_boost {
7522 struct work_struct work;
eed29a5b 7523 struct drm_i915_gem_request *req;
6ad790c0
CW		 7524};
7525
7526static void __intel_rps_boost_work(struct work_struct *work)
7527{
7528 struct request_boost *boost = container_of(work, struct request_boost, work);
e61b9958 7529 struct drm_i915_gem_request *req = boost->req;
6ad790c0 7530
e61b9958 7531 if (!i915_gem_request_completed(req, true))
c033666a 7532 gen6_rps_boost(req->i915, NULL, req->emitted_jiffies);
6ad790c0 7533
73db04cf 7534 i915_gem_request_unreference(req);
6ad790c0
CW		 7535 kfree(boost);
7536}
7537
91d14251 7538void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req)
6ad790c0
CW		 7539{
7540 struct request_boost *boost;
7541
91d14251 7542 if (req == NULL || INTEL_GEN(req->i915) < 6)
6ad790c0
CW		 7543 return;
7544
e61b9958
CW		 7545 if (i915_gem_request_completed(req, true))
7546 return;
7547
6ad790c0
CW		 7548 boost = kmalloc(sizeof(*boost), GFP_ATOMIC);
7549 if (boost == NULL)
7550 return;
7551
eed29a5b
DV		 7552 i915_gem_request_reference(req);
7553 boost->req = req;
6ad790c0
CW		 7554
7555 INIT_WORK(&boost->work, __intel_rps_boost_work);
91d14251 7556 queue_work(req->i915->wq, &boost->work);
6ad790c0
CW		 7557}
7558
f742a552 7559void intel_pm_setup(struct drm_device *dev)
907b28c5
CW		 7560{
7561 struct drm_i915_private *dev_priv = dev->dev_private;
7562
f742a552 7563 mutex_init(&dev_priv->rps.hw_lock);
8d3afd7d 7564 spin_lock_init(&dev_priv->rps.client_lock);
f742a552 7565
907b28c5
CW		 7566 INIT_DELAYED_WORK(&dev_priv->rps.delayed_resume_work,
7567 intel_gen6_powersave_work);
1854d5ca 7568 INIT_LIST_HEAD(&dev_priv->rps.clients);
2e1b8730
CW		 7569 INIT_LIST_HEAD(&dev_priv->rps.semaphores.link);
7570 INIT_LIST_HEAD(&dev_priv->rps.mmioflips.link);
5d584b2e 7571
33688d95 7572 dev_priv->pm.suspended = false;
1f814dac 7573 atomic_set(&dev_priv->pm.wakeref_count, 0);
2b19efeb 7574 atomic_set(&dev_priv->pm.atomic_seq, 0);
907b28c5 7575}
ubuntu-bionic-kernel mirror