]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/i915/intel_pm.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915/kbl: Apply WaIncreaseDefaultTLBEntries on KBL.
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / i915 / intel_pm.c
CommitLineData
85208be0
ED		 1/*
2 * Copyright © 2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eugeni Dodonov <eugeni.dodonov@intel.com>
25 *
26 */
27
2b4e57bd 28#include <linux/cpufreq.h>
9c2f7a9d 29#include <drm/drm_plane_helper.h>
85208be0
ED		 30#include "i915_drv.h"
31#include "intel_drv.h"
eb48eb00
DV		 32#include "../../../platform/x86/intel_ips.h"
33#include <linux/module.h>
c8fe32c1 34#include <drm/drm_atomic_helper.h>
85208be0 35
dc39fff7 36/**
18afd443
JN		 37 * DOC: RC6
38 *
dc39fff7
BW		 39 * RC6 is a special power stage which allows the GPU to enter an very
40 * low-voltage mode when idle, using down to 0V while at this stage. This
41 * stage is entered automatically when the GPU is idle when RC6 support is
42 * enabled, and as soon as new workload arises GPU wakes up automatically as well.
43 *
44 * There are different RC6 modes available in Intel GPU, which differentiate
45 * among each other with the latency required to enter and leave RC6 and
46 * voltage consumed by the GPU in different states.
47 *
48 * The combination of the following flags define which states GPU is allowed
49 * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
50 * RC6pp is deepest RC6. Their support by hardware varies according to the
51 * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
52 * which brings the most power savings; deeper states save more power, but
53 * require higher latency to switch to and wake up.
54 */
55#define INTEL_RC6_ENABLE (1<<0)
56#define INTEL_RC6p_ENABLE (1<<1)
57#define INTEL_RC6pp_ENABLE (1<<2)
58
46f16e63 59static void gen9_init_clock_gating(struct drm_i915_private *dev_priv)
a82abe43 60{
b033bb6d 61 /* See Bspec note for PSR2_CTL bit 31, Wa#828:skl,bxt,kbl */
dc00b6a0
DV		 62 I915_WRITE(CHICKEN_PAR1_1,
63 I915_READ(CHICKEN_PAR1_1) | SKL_EDP_PSR_FIX_RDWRAP);
64
b033bb6d
MK		 65 I915_WRITE(GEN8_CONFIG0,
66 I915_READ(GEN8_CONFIG0) | GEN9_DEFAULT_FIXES);
590e8ff0
MK		 67
68 /* WaEnableChickenDCPR:skl,bxt,kbl */
69 I915_WRITE(GEN8_CHICKEN_DCPR_1,
70 I915_READ(GEN8_CHICKEN_DCPR_1) | MASK_WAKEMEM);
0f78dee6
MK		 71
72 /* WaFbcTurnOffFbcWatermark:skl,bxt,kbl */
303d4ea5
MK		 73 /* WaFbcWakeMemOn:skl,bxt,kbl */
74 I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) |
75 DISP_FBC_WM_DIS |
76 DISP_FBC_MEMORY_WAKE);
d1b4eefd
MK		 77
78 /* WaFbcHighMemBwCorruptionAvoidance:skl,bxt,kbl */
79 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
80 ILK_DPFC_DISABLE_DUMMY0);
b033bb6d
MK		 81}
82
46f16e63 83static void bxt_init_clock_gating(struct drm_i915_private *dev_priv)
b033bb6d 84{
46f16e63 85 gen9_init_clock_gating(dev_priv);
b033bb6d 86
a7546159
NH		 87 /* WaDisableSDEUnitClockGating:bxt */
88 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
89 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
90
32608ca2
ID		 91 /*
92 * FIXME:
868434c5 93 * GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ applies on 3x6 GT SKUs only.
32608ca2 94 */
32608ca2 95 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
868434c5 96 GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ);
d965e7ac
ID		 97
98 /*
99 * Wa: Backlight PWM may stop in the asserted state, causing backlight
100 * to stay fully on.
101 */
102 if (IS_BXT_REVID(dev_priv, BXT_REVID_B0, REVID_FOREVER))
103 I915_WRITE(GEN9_CLKGATE_DIS_0, I915_READ(GEN9_CLKGATE_DIS_0) |
104 PWM1_GATING_DIS | PWM2_GATING_DIS);
a82abe43
ID		 105}
106
148ac1f3 107static void i915_pineview_get_mem_freq(struct drm_i915_private *dev_priv)
c921aba8 108{
c921aba8
DV		 109 u32 tmp;
110
111 tmp = I915_READ(CLKCFG);
112
113 switch (tmp & CLKCFG_FSB_MASK) {
114 case CLKCFG_FSB_533:
115 dev_priv->fsb_freq = 533; /* 133*4 */
116 break;
117 case CLKCFG_FSB_800:
118 dev_priv->fsb_freq = 800; /* 200*4 */
119 break;
120 case CLKCFG_FSB_667:
121 dev_priv->fsb_freq = 667; /* 167*4 */
122 break;
123 case CLKCFG_FSB_400:
124 dev_priv->fsb_freq = 400; /* 100*4 */
125 break;
126 }
127
128 switch (tmp & CLKCFG_MEM_MASK) {
129 case CLKCFG_MEM_533:
130 dev_priv->mem_freq = 533;
131 break;
132 case CLKCFG_MEM_667:
133 dev_priv->mem_freq = 667;
134 break;
135 case CLKCFG_MEM_800:
136 dev_priv->mem_freq = 800;
137 break;
138 }
139
140 /* detect pineview DDR3 setting */
141 tmp = I915_READ(CSHRDDR3CTL);
142 dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0;
143}
144
148ac1f3 145static void i915_ironlake_get_mem_freq(struct drm_i915_private *dev_priv)
c921aba8 146{
c921aba8
DV		 147 u16 ddrpll, csipll;
148
149 ddrpll = I915_READ16(DDRMPLL1);
150 csipll = I915_READ16(CSIPLL0);
151
152 switch (ddrpll & 0xff) {
153 case 0xc:
154 dev_priv->mem_freq = 800;
155 break;
156 case 0x10:
157 dev_priv->mem_freq = 1066;
158 break;
159 case 0x14:
160 dev_priv->mem_freq = 1333;
161 break;
162 case 0x18:
163 dev_priv->mem_freq = 1600;
164 break;
165 default:
166 DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n",
167 ddrpll & 0xff);
168 dev_priv->mem_freq = 0;
169 break;
170 }
171
20e4d407 172 dev_priv->ips.r_t = dev_priv->mem_freq;
c921aba8
DV		 173
174 switch (csipll & 0x3ff) {
175 case 0x00c:
176 dev_priv->fsb_freq = 3200;
177 break;
178 case 0x00e:
179 dev_priv->fsb_freq = 3733;
180 break;
181 case 0x010:
182 dev_priv->fsb_freq = 4266;
183 break;
184 case 0x012:
185 dev_priv->fsb_freq = 4800;
186 break;
187 case 0x014:
188 dev_priv->fsb_freq = 5333;
189 break;
190 case 0x016:
191 dev_priv->fsb_freq = 5866;
192 break;
193 case 0x018:
194 dev_priv->fsb_freq = 6400;
195 break;
196 default:
197 DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n",
198 csipll & 0x3ff);
199 dev_priv->fsb_freq = 0;
200 break;
201 }
202
203 if (dev_priv->fsb_freq == 3200) {
20e4d407 204 dev_priv->ips.c_m = 0;
c921aba8 205 } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) {
20e4d407 206 dev_priv->ips.c_m = 1;
c921aba8 207 } else {
20e4d407 208 dev_priv->ips.c_m = 2;
c921aba8
DV		 209 }
210}
211
b445e3b0
ED		 212static const struct cxsr_latency cxsr_latency_table[] = {
213 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
214 {1, 0, 800, 667, 3354, 33354, 3807, 33807}, /* DDR2-667 SC */
215 {1, 0, 800, 800, 3347, 33347, 3763, 33763}, /* DDR2-800 SC */
216 {1, 1, 800, 667, 6420, 36420, 6873, 36873}, /* DDR3-667 SC */
217 {1, 1, 800, 800, 5902, 35902, 6318, 36318}, /* DDR3-800 SC */
218
219 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
220 {1, 0, 667, 667, 3372, 33372, 3845, 33845}, /* DDR2-667 SC */
221 {1, 0, 667, 800, 3386, 33386, 3822, 33822}, /* DDR2-800 SC */
222 {1, 1, 667, 667, 6438, 36438, 6911, 36911}, /* DDR3-667 SC */
223 {1, 1, 667, 800, 5941, 35941, 6377, 36377}, /* DDR3-800 SC */
224
225 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
226 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
227 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
228 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
229 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
230
231 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
232 {0, 0, 800, 667, 3410, 33410, 3889, 33889}, /* DDR2-667 SC */
233 {0, 0, 800, 800, 3403, 33403, 3845, 33845}, /* DDR2-800 SC */
234 {0, 1, 800, 667, 6476, 36476, 6955, 36955}, /* DDR3-667 SC */
235 {0, 1, 800, 800, 5958, 35958, 6400, 36400}, /* DDR3-800 SC */
236
237 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
238 {0, 0, 667, 667, 3428, 33428, 3927, 33927}, /* DDR2-667 SC */
239 {0, 0, 667, 800, 3443, 33443, 3905, 33905}, /* DDR2-800 SC */
240 {0, 1, 667, 667, 6494, 36494, 6993, 36993}, /* DDR3-667 SC */
241 {0, 1, 667, 800, 5998, 35998, 6460, 36460}, /* DDR3-800 SC */
242
243 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
244 {0, 0, 400, 667, 3500, 33500, 4079, 34079}, /* DDR2-667 SC */
245 {0, 0, 400, 800, 3487, 33487, 4029, 34029}, /* DDR2-800 SC */
246 {0, 1, 400, 667, 6566, 36566, 7145, 37145}, /* DDR3-667 SC */
247 {0, 1, 400, 800, 6042, 36042, 6584, 36584}, /* DDR3-800 SC */
248};
249
44a655ca
TU		 250static const struct cxsr_latency *intel_get_cxsr_latency(bool is_desktop,
251 bool is_ddr3,
b445e3b0
ED		 252 int fsb,
253 int mem)
254{
255 const struct cxsr_latency *latency;
256 int i;
257
258 if (fsb == 0 || mem == 0)
259 return NULL;
260
261 for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
262 latency = &cxsr_latency_table[i];
263 if (is_desktop == latency->is_desktop &&
264 is_ddr3 == latency->is_ddr3 &&
265 fsb == latency->fsb_freq && mem == latency->mem_freq)
266 return latency;
267 }
268
269 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
270
271 return NULL;
272}
273
fc1ac8de
VS		 274static void chv_set_memory_dvfs(struct drm_i915_private *dev_priv, bool enable)
275{
276 u32 val;
277
278 mutex_lock(&dev_priv->rps.hw_lock);
279
280 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
281 if (enable)
282 val &= ~FORCE_DDR_HIGH_FREQ;
283 else
284 val |= FORCE_DDR_HIGH_FREQ;
285 val &= ~FORCE_DDR_LOW_FREQ;
286 val |= FORCE_DDR_FREQ_REQ_ACK;
287 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
288
289 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
290 FORCE_DDR_FREQ_REQ_ACK) == 0, 3))
291 DRM_ERROR("timed out waiting for Punit DDR DVFS request\n");
292
293 mutex_unlock(&dev_priv->rps.hw_lock);
294}
295
cfb41411
VS		 296static void chv_set_memory_pm5(struct drm_i915_private *dev_priv, bool enable)
297{
298 u32 val;
299
300 mutex_lock(&dev_priv->rps.hw_lock);
301
302 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
303 if (enable)
304 val |= DSP_MAXFIFO_PM5_ENABLE;
305 else
306 val &= ~DSP_MAXFIFO_PM5_ENABLE;
307 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
308
309 mutex_unlock(&dev_priv->rps.hw_lock);
310}
311
f4998963
VS		 312#define FW_WM(value, plane) \
313 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK)
314
11a85d6a 315static bool _intel_set_memory_cxsr(struct drm_i915_private *dev_priv, bool enable)
b445e3b0 316{
11a85d6a 317 bool was_enabled;
5209b1f4 318 u32 val;
b445e3b0 319
920a14b2 320 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
11a85d6a 321 was_enabled = I915_READ(FW_BLC_SELF_VLV) & FW_CSPWRDWNEN;
5209b1f4 322 I915_WRITE(FW_BLC_SELF_VLV, enable ? FW_CSPWRDWNEN : 0);
a7a6c498 323 POSTING_READ(FW_BLC_SELF_VLV);
c0f86832 324 } else if (IS_G4X(dev_priv) || IS_I965GM(dev_priv)) {
11a85d6a 325 was_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
5209b1f4 326 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0);
a7a6c498 327 POSTING_READ(FW_BLC_SELF);
9b1e14f4 328 } else if (IS_PINEVIEW(dev_priv)) {
11a85d6a
VS		 329 val = I915_READ(DSPFW3);
330 was_enabled = val & PINEVIEW_SELF_REFRESH_EN;
331 if (enable)
332 val |= PINEVIEW_SELF_REFRESH_EN;
333 else
334 val &= ~PINEVIEW_SELF_REFRESH_EN;
5209b1f4 335 I915_WRITE(DSPFW3, val);
a7a6c498 336 POSTING_READ(DSPFW3);
50a0bc90 337 } else if (IS_I945G(dev_priv) || IS_I945GM(dev_priv)) {
11a85d6a 338 was_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
5209b1f4
ID		 339 val = enable ? _MASKED_BIT_ENABLE(FW_BLC_SELF_EN) :
340 _MASKED_BIT_DISABLE(FW_BLC_SELF_EN);
341 I915_WRITE(FW_BLC_SELF, val);
a7a6c498 342 POSTING_READ(FW_BLC_SELF);
50a0bc90 343 } else if (IS_I915GM(dev_priv)) {
acb91359
VS		 344 /*
345 * FIXME can't find a bit like this for 915G, and
346 * and yet it does have the related watermark in
347 * FW_BLC_SELF. What's going on?
348 */
11a85d6a 349 was_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
5209b1f4
ID		 350 val = enable ? _MASKED_BIT_ENABLE(INSTPM_SELF_EN) :
351 _MASKED_BIT_DISABLE(INSTPM_SELF_EN);
352 I915_WRITE(INSTPM, val);
a7a6c498 353 POSTING_READ(INSTPM);
5209b1f4 354 } else {
11a85d6a 355 return false;
5209b1f4 356 }
b445e3b0 357
11a85d6a
VS		 358 DRM_DEBUG_KMS("memory self-refresh is %s (was %s)\n",
359 enableddisabled(enable),
360 enableddisabled(was_enabled));
361
362 return was_enabled;
b445e3b0
ED		 363}
364
11a85d6a 365bool intel_set_memory_cxsr(struct drm_i915_private *dev_priv, bool enable)
3d90e649 366{
11a85d6a
VS		 367 bool ret;
368
3d90e649 369 mutex_lock(&dev_priv->wm.wm_mutex);
11a85d6a 370 ret = _intel_set_memory_cxsr(dev_priv, enable);
3d90e649
VS		 371 dev_priv->wm.vlv.cxsr = enable;
372 mutex_unlock(&dev_priv->wm.wm_mutex);
11a85d6a
VS		 373
374 return ret;
3d90e649 375}
fc1ac8de 376
b445e3b0
ED		 377/*
378 * Latency for FIFO fetches is dependent on several factors:
379 * - memory configuration (speed, channels)
380 * - chipset
381 * - current MCH state
382 * It can be fairly high in some situations, so here we assume a fairly
383 * pessimal value. It's a tradeoff between extra memory fetches (if we
384 * set this value too high, the FIFO will fetch frequently to stay full)
385 * and power consumption (set it too low to save power and we might see
386 * FIFO underruns and display "flicker").
387 *
388 * A value of 5us seems to be a good balance; safe for very low end
389 * platforms but not overly aggressive on lower latency configs.
390 */
5aef6003 391static const int pessimal_latency_ns = 5000;
b445e3b0 392
b5004720
VS		 393#define VLV_FIFO_START(dsparb, dsparb2, lo_shift, hi_shift) \
394 ((((dsparb) >> (lo_shift)) & 0xff) | ((((dsparb2) >> (hi_shift)) & 0x1) << 8))
395
49845a23 396static int vlv_get_fifo_size(struct intel_plane *plane)
b5004720 397{
49845a23 398 struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
b5004720
VS		 399 int sprite0_start, sprite1_start, size;
400
49845a23
VS		 401 if (plane->id == PLANE_CURSOR)
402 return 63;
403
404 switch (plane->pipe) {
b5004720
VS		 405 uint32_t dsparb, dsparb2, dsparb3;
406 case PIPE_A:
407 dsparb = I915_READ(DSPARB);
408 dsparb2 = I915_READ(DSPARB2);
409 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 0, 0);
410 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 8, 4);
411 break;
412 case PIPE_B:
413 dsparb = I915_READ(DSPARB);
414 dsparb2 = I915_READ(DSPARB2);
415 sprite0_start = VLV_FIFO_START(dsparb, dsparb2, 16, 8);
416 sprite1_start = VLV_FIFO_START(dsparb, dsparb2, 24, 12);
417 break;
418 case PIPE_C:
419 dsparb2 = I915_READ(DSPARB2);
420 dsparb3 = I915_READ(DSPARB3);
421 sprite0_start = VLV_FIFO_START(dsparb3, dsparb2, 0, 16);
422 sprite1_start = VLV_FIFO_START(dsparb3, dsparb2, 8, 20);
423 break;
424 default:
425 return 0;
426 }
427
49845a23
VS		 428 switch (plane->id) {
429 case PLANE_PRIMARY:
b5004720
VS		 430 size = sprite0_start;
431 break;
49845a23 432 case PLANE_SPRITE0:
b5004720
VS		 433 size = sprite1_start - sprite0_start;
434 break;
49845a23 435 case PLANE_SPRITE1:
b5004720
VS		 436 size = 512 - 1 - sprite1_start;
437 break;
438 default:
439 return 0;
440 }
441
49845a23 442 DRM_DEBUG_KMS("%s FIFO size: %d\n", plane->base.name, size);
b5004720
VS		 443
444 return size;
445}
446
ef0f5e93 447static int i9xx_get_fifo_size(struct drm_i915_private *dev_priv, int plane)
b445e3b0 448{
b445e3b0
ED		 449 uint32_t dsparb = I915_READ(DSPARB);
450 int size;
451
452 size = dsparb & 0x7f;
453 if (plane)
454 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
455
456 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
457 plane ? "B" : "A", size);
458
459 return size;
460}
461
ef0f5e93 462static int i830_get_fifo_size(struct drm_i915_private *dev_priv, int plane)
b445e3b0 463{
b445e3b0
ED		 464 uint32_t dsparb = I915_READ(DSPARB);
465 int size;
466
467 size = dsparb & 0x1ff;
468 if (plane)
469 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
470 size >>= 1; /* Convert to cachelines */
471
472 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
473 plane ? "B" : "A", size);
474
475 return size;
476}
477
ef0f5e93 478static int i845_get_fifo_size(struct drm_i915_private *dev_priv, int plane)
b445e3b0 479{
b445e3b0
ED		 480 uint32_t dsparb = I915_READ(DSPARB);
481 int size;
482
483 size = dsparb & 0x7f;
484 size >>= 2; /* Convert to cachelines */
485
486 DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
487 plane ? "B" : "A",
488 size);
489
490 return size;
491}
492
b445e3b0
ED		 493/* Pineview has different values for various configs */
494static const struct intel_watermark_params pineview_display_wm = {
e0f0273e
VS		 495 .fifo_size = PINEVIEW_DISPLAY_FIFO,
496 .max_wm = PINEVIEW_MAX_WM,
497 .default_wm = PINEVIEW_DFT_WM,
498 .guard_size = PINEVIEW_GUARD_WM,
499 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 500};
501static const struct intel_watermark_params pineview_display_hplloff_wm = {
e0f0273e
VS		 502 .fifo_size = PINEVIEW_DISPLAY_FIFO,
503 .max_wm = PINEVIEW_MAX_WM,
504 .default_wm = PINEVIEW_DFT_HPLLOFF_WM,
505 .guard_size = PINEVIEW_GUARD_WM,
506 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 507};
508static const struct intel_watermark_params pineview_cursor_wm = {
e0f0273e
VS		 509 .fifo_size = PINEVIEW_CURSOR_FIFO,
510 .max_wm = PINEVIEW_CURSOR_MAX_WM,
511 .default_wm = PINEVIEW_CURSOR_DFT_WM,
512 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
513 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 514};
515static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
e0f0273e
VS		 516 .fifo_size = PINEVIEW_CURSOR_FIFO,
517 .max_wm = PINEVIEW_CURSOR_MAX_WM,
518 .default_wm = PINEVIEW_CURSOR_DFT_WM,
519 .guard_size = PINEVIEW_CURSOR_GUARD_WM,
520 .cacheline_size = PINEVIEW_FIFO_LINE_SIZE,
b445e3b0
ED		 521};
522static const struct intel_watermark_params g4x_wm_info = {
e0f0273e
VS		 523 .fifo_size = G4X_FIFO_SIZE,
524 .max_wm = G4X_MAX_WM,
525 .default_wm = G4X_MAX_WM,
526 .guard_size = 2,
527 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0
ED		 528};
529static const struct intel_watermark_params g4x_cursor_wm_info = {
e0f0273e
VS		 530 .fifo_size = I965_CURSOR_FIFO,
531 .max_wm = I965_CURSOR_MAX_WM,
532 .default_wm = I965_CURSOR_DFT_WM,
533 .guard_size = 2,
534 .cacheline_size = G4X_FIFO_LINE_SIZE,
b445e3b0 535};
b445e3b0 536static const struct intel_watermark_params i965_cursor_wm_info = {
e0f0273e
VS		 537 .fifo_size = I965_CURSOR_FIFO,
538 .max_wm = I965_CURSOR_MAX_WM,
539 .default_wm = I965_CURSOR_DFT_WM,
540 .guard_size = 2,
541 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 542};
543static const struct intel_watermark_params i945_wm_info = {
e0f0273e
VS		 544 .fifo_size = I945_FIFO_SIZE,
545 .max_wm = I915_MAX_WM,
546 .default_wm = 1,
547 .guard_size = 2,
548 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0
ED		 549};
550static const struct intel_watermark_params i915_wm_info = {
e0f0273e
VS		 551 .fifo_size = I915_FIFO_SIZE,
552 .max_wm = I915_MAX_WM,
553 .default_wm = 1,
554 .guard_size = 2,
555 .cacheline_size = I915_FIFO_LINE_SIZE,
b445e3b0 556};
9d539105 557static const struct intel_watermark_params i830_a_wm_info = {
e0f0273e
VS		 558 .fifo_size = I855GM_FIFO_SIZE,
559 .max_wm = I915_MAX_WM,
560 .default_wm = 1,
561 .guard_size = 2,
562 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0 563};
9d539105
VS		 564static const struct intel_watermark_params i830_bc_wm_info = {
565 .fifo_size = I855GM_FIFO_SIZE,
566 .max_wm = I915_MAX_WM/2,
567 .default_wm = 1,
568 .guard_size = 2,
569 .cacheline_size = I830_FIFO_LINE_SIZE,
570};
feb56b93 571static const struct intel_watermark_params i845_wm_info = {
e0f0273e
VS		 572 .fifo_size = I830_FIFO_SIZE,
573 .max_wm = I915_MAX_WM,
574 .default_wm = 1,
575 .guard_size = 2,
576 .cacheline_size = I830_FIFO_LINE_SIZE,
b445e3b0
ED		 577};
578
b445e3b0
ED		 579/**
580 * intel_calculate_wm - calculate watermark level
581 * @clock_in_khz: pixel clock
582 * @wm: chip FIFO params
ac484963 583 * @cpp: bytes per pixel
b445e3b0
ED		 584 * @latency_ns: memory latency for the platform
585 *
586 * Calculate the watermark level (the level at which the display plane will
587 * start fetching from memory again). Each chip has a different display
588 * FIFO size and allocation, so the caller needs to figure that out and pass
589 * in the correct intel_watermark_params structure.
590 *
591 * As the pixel clock runs, the FIFO will be drained at a rate that depends
592 * on the pixel size. When it reaches the watermark level, it'll start
593 * fetching FIFO line sized based chunks from memory until the FIFO fills
594 * past the watermark point. If the FIFO drains completely, a FIFO underrun
595 * will occur, and a display engine hang could result.
596 */
597static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
598 const struct intel_watermark_params *wm,
ac484963 599 int fifo_size, int cpp,
b445e3b0
ED		 600 unsigned long latency_ns)
601{
602 long entries_required, wm_size;
603
604 /*
605 * Note: we need to make sure we don't overflow for various clock &
606 * latency values.
607 * clocks go from a few thousand to several hundred thousand.
608 * latency is usually a few thousand
609 */
ac484963 610 entries_required = ((clock_in_khz / 1000) * cpp * latency_ns) /
b445e3b0
ED		 611 1000;
612 entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
613
614 DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
615
616 wm_size = fifo_size - (entries_required + wm->guard_size);
617
618 DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
619
620 /* Don't promote wm_size to unsigned... */
621 if (wm_size > (long)wm->max_wm)
622 wm_size = wm->max_wm;
623 if (wm_size <= 0)
624 wm_size = wm->default_wm;
d6feb196
VS		 625
626 /*
627 * Bspec seems to indicate that the value shouldn't be lower than
628 * 'burst size + 1'. Certainly 830 is quite unhappy with low values.
629 * Lets go for 8 which is the burst size since certain platforms
630 * already use a hardcoded 8 (which is what the spec says should be
631 * done).
632 */
633 if (wm_size <= 8)
634 wm_size = 8;
635
b445e3b0
ED		 636 return wm_size;
637}
638
ffc7a76b 639static struct intel_crtc *single_enabled_crtc(struct drm_i915_private *dev_priv)
b445e3b0 640{
efc2611e 641 struct intel_crtc *crtc, *enabled = NULL;
b445e3b0 642
ffc7a76b 643 for_each_intel_crtc(&dev_priv->drm, crtc) {
efc2611e 644 if (intel_crtc_active(crtc)) {
b445e3b0
ED		 645 if (enabled)
646 return NULL;
647 enabled = crtc;
648 }
649 }
650
651 return enabled;
652}
653
432081bc 654static void pineview_update_wm(struct intel_crtc *unused_crtc)
b445e3b0 655{
ffc7a76b 656 struct drm_i915_private *dev_priv = to_i915(unused_crtc->base.dev);
efc2611e 657 struct intel_crtc *crtc;
b445e3b0
ED		 658 const struct cxsr_latency *latency;
659 u32 reg;
660 unsigned long wm;
661
50a0bc90
TU		 662 latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev_priv),
663 dev_priv->is_ddr3,
664 dev_priv->fsb_freq,
665 dev_priv->mem_freq);
b445e3b0
ED		 666 if (!latency) {
667 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
5209b1f4 668 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 669 return;
670 }
671
ffc7a76b 672 crtc = single_enabled_crtc(dev_priv);
b445e3b0 673 if (crtc) {
efc2611e
VS		 674 const struct drm_display_mode *adjusted_mode =
675 &crtc->config->base.adjusted_mode;
676 const struct drm_framebuffer *fb =
677 crtc->base.primary->state->fb;
353c8598 678 int cpp = fb->format->cpp[0];
7c5f93b0 679 int clock = adjusted_mode->crtc_clock;
b445e3b0
ED		 680
681 /* Display SR */
682 wm = intel_calculate_wm(clock, &pineview_display_wm,
683 pineview_display_wm.fifo_size,
ac484963 684 cpp, latency->display_sr);
b445e3b0
ED		 685 reg = I915_READ(DSPFW1);
686 reg &= ~DSPFW_SR_MASK;
f4998963 687 reg |= FW_WM(wm, SR);
b445e3b0
ED		 688 I915_WRITE(DSPFW1, reg);
689 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
690
691 /* cursor SR */
692 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
693 pineview_display_wm.fifo_size,
ac484963 694 cpp, latency->cursor_sr);
b445e3b0
ED		 695 reg = I915_READ(DSPFW3);
696 reg &= ~DSPFW_CURSOR_SR_MASK;
f4998963 697 reg |= FW_WM(wm, CURSOR_SR);
b445e3b0
ED		 698 I915_WRITE(DSPFW3, reg);
699
700 /* Display HPLL off SR */
701 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
702 pineview_display_hplloff_wm.fifo_size,
ac484963 703 cpp, latency->display_hpll_disable);
b445e3b0
ED		 704 reg = I915_READ(DSPFW3);
705 reg &= ~DSPFW_HPLL_SR_MASK;
f4998963 706 reg |= FW_WM(wm, HPLL_SR);
b445e3b0
ED		 707 I915_WRITE(DSPFW3, reg);
708
709 /* cursor HPLL off SR */
710 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
711 pineview_display_hplloff_wm.fifo_size,
ac484963 712 cpp, latency->cursor_hpll_disable);
b445e3b0
ED		 713 reg = I915_READ(DSPFW3);
714 reg &= ~DSPFW_HPLL_CURSOR_MASK;
f4998963 715 reg |= FW_WM(wm, HPLL_CURSOR);
b445e3b0
ED		 716 I915_WRITE(DSPFW3, reg);
717 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
718
5209b1f4 719 intel_set_memory_cxsr(dev_priv, true);
b445e3b0 720 } else {
5209b1f4 721 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 722 }
723}
724
f0ce2310 725static bool g4x_compute_wm0(struct drm_i915_private *dev_priv,
b445e3b0
ED		 726 int plane,
727 const struct intel_watermark_params *display,
728 int display_latency_ns,
729 const struct intel_watermark_params *cursor,
730 int cursor_latency_ns,
731 int *plane_wm,
732 int *cursor_wm)
733{
efc2611e 734 struct intel_crtc *crtc;
4fe8590a 735 const struct drm_display_mode *adjusted_mode;
efc2611e 736 const struct drm_framebuffer *fb;
ac484963 737 int htotal, hdisplay, clock, cpp;
b445e3b0
ED		 738 int line_time_us, line_count;
739 int entries, tlb_miss;
740
b91eb5cc 741 crtc = intel_get_crtc_for_plane(dev_priv, plane);
efc2611e 742 if (!intel_crtc_active(crtc)) {
b445e3b0
ED		 743 *cursor_wm = cursor->guard_size;
744 *plane_wm = display->guard_size;
745 return false;
746 }
747
efc2611e
VS		 748 adjusted_mode = &crtc->config->base.adjusted_mode;
749 fb = crtc->base.primary->state->fb;
241bfc38 750 clock = adjusted_mode->crtc_clock;
fec8cba3 751 htotal = adjusted_mode->crtc_htotal;
efc2611e 752 hdisplay = crtc->config->pipe_src_w;
353c8598 753 cpp = fb->format->cpp[0];
b445e3b0
ED		 754
755 /* Use the small buffer method to calculate plane watermark */
ac484963 756 entries = ((clock * cpp / 1000) * display_latency_ns) / 1000;
b445e3b0
ED		 757 tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
758 if (tlb_miss > 0)
759 entries += tlb_miss;
760 entries = DIV_ROUND_UP(entries, display->cacheline_size);
761 *plane_wm = entries + display->guard_size;
762 if (*plane_wm > (int)display->max_wm)
763 *plane_wm = display->max_wm;
764
765 /* Use the large buffer method to calculate cursor watermark */
922044c9 766 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 767 line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
efc2611e 768 entries = line_count * crtc->base.cursor->state->crtc_w * cpp;
b445e3b0
ED		 769 tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
770 if (tlb_miss > 0)
771 entries += tlb_miss;
772 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
773 *cursor_wm = entries + cursor->guard_size;
774 if (*cursor_wm > (int)cursor->max_wm)
775 *cursor_wm = (int)cursor->max_wm;
776
777 return true;
778}
779
780/*
781 * Check the wm result.
782 *
783 * If any calculated watermark values is larger than the maximum value that
784 * can be programmed into the associated watermark register, that watermark
785 * must be disabled.
786 */
f0ce2310 787static bool g4x_check_srwm(struct drm_i915_private *dev_priv,
b445e3b0
ED		 788 int display_wm, int cursor_wm,
789 const struct intel_watermark_params *display,
790 const struct intel_watermark_params *cursor)
791{
792 DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
793 display_wm, cursor_wm);
794
795 if (display_wm > display->max_wm) {
ae9400ca 796 DRM_DEBUG_KMS("display watermark is too large(%d/%u), disabling\n",
b445e3b0
ED		 797 display_wm, display->max_wm);
798 return false;
799 }
800
801 if (cursor_wm > cursor->max_wm) {
ae9400ca 802 DRM_DEBUG_KMS("cursor watermark is too large(%d/%u), disabling\n",
b445e3b0
ED		 803 cursor_wm, cursor->max_wm);
804 return false;
805 }
806
807 if (!(display_wm || cursor_wm)) {
808 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
809 return false;
810 }
811
812 return true;
813}
814
f0ce2310 815static bool g4x_compute_srwm(struct drm_i915_private *dev_priv,
b445e3b0
ED		 816 int plane,
817 int latency_ns,
818 const struct intel_watermark_params *display,
819 const struct intel_watermark_params *cursor,
820 int *display_wm, int *cursor_wm)
821{
efc2611e 822 struct intel_crtc *crtc;
4fe8590a 823 const struct drm_display_mode *adjusted_mode;
efc2611e 824 const struct drm_framebuffer *fb;
ac484963 825 int hdisplay, htotal, cpp, clock;
b445e3b0
ED		 826 unsigned long line_time_us;
827 int line_count, line_size;
828 int small, large;
829 int entries;
830
831 if (!latency_ns) {
832 *display_wm = *cursor_wm = 0;
833 return false;
834 }
835
b91eb5cc 836 crtc = intel_get_crtc_for_plane(dev_priv, plane);
efc2611e
VS		 837 adjusted_mode = &crtc->config->base.adjusted_mode;
838 fb = crtc->base.primary->state->fb;
241bfc38 839 clock = adjusted_mode->crtc_clock;
fec8cba3 840 htotal = adjusted_mode->crtc_htotal;
efc2611e 841 hdisplay = crtc->config->pipe_src_w;
353c8598 842 cpp = fb->format->cpp[0];
b445e3b0 843
922044c9 844 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0 845 line_count = (latency_ns / line_time_us + 1000) / 1000;
ac484963 846 line_size = hdisplay * cpp;
b445e3b0
ED		 847
848 /* Use the minimum of the small and large buffer method for primary */
ac484963 849 small = ((clock * cpp / 1000) * latency_ns) / 1000;
b445e3b0
ED		 850 large = line_count * line_size;
851
852 entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
853 *display_wm = entries + display->guard_size;
854
855 /* calculate the self-refresh watermark for display cursor */
efc2611e 856 entries = line_count * cpp * crtc->base.cursor->state->crtc_w;
b445e3b0
ED		 857 entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
858 *cursor_wm = entries + cursor->guard_size;
859
f0ce2310 860 return g4x_check_srwm(dev_priv,
b445e3b0
ED		 861 *display_wm, *cursor_wm,
862 display, cursor);
863}
864
15665979
VS		 865#define FW_WM_VLV(value, plane) \
866 (((value) << DSPFW_ ## plane ## _SHIFT) & DSPFW_ ## plane ## _MASK_VLV)
867
50f4caef 868static void vlv_write_wm_values(struct drm_i915_private *dev_priv,
0018fda1
VS		 869 const struct vlv_wm_values *wm)
870{
50f4caef
VS		 871 enum pipe pipe;
872
873 for_each_pipe(dev_priv, pipe) {
874 I915_WRITE(VLV_DDL(pipe),
875 (wm->ddl[pipe].plane[PLANE_CURSOR] << DDL_CURSOR_SHIFT) |
876 (wm->ddl[pipe].plane[PLANE_SPRITE1] << DDL_SPRITE_SHIFT(1)) |
877 (wm->ddl[pipe].plane[PLANE_SPRITE0] << DDL_SPRITE_SHIFT(0)) |
878 (wm->ddl[pipe].plane[PLANE_PRIMARY] << DDL_PLANE_SHIFT));
879 }
0018fda1 880
6fe6a7ff
VS		 881 /*
882 * Zero the (unused) WM1 watermarks, and also clear all the
883 * high order bits so that there are no out of bounds values
884 * present in the registers during the reprogramming.
885 */
886 I915_WRITE(DSPHOWM, 0);
887 I915_WRITE(DSPHOWM1, 0);
888 I915_WRITE(DSPFW4, 0);
889 I915_WRITE(DSPFW5, 0);
890 I915_WRITE(DSPFW6, 0);
891
ae80152d 892 I915_WRITE(DSPFW1,
15665979 893 FW_WM(wm->sr.plane, SR) |
1b31389c
VS		 894 FW_WM(wm->pipe[PIPE_B].plane[PLANE_CURSOR], CURSORB) |
895 FW_WM_VLV(wm->pipe[PIPE_B].plane[PLANE_PRIMARY], PLANEB) |
896 FW_WM_VLV(wm->pipe[PIPE_A].plane[PLANE_PRIMARY], PLANEA));
ae80152d 897 I915_WRITE(DSPFW2,
1b31389c
VS		 898 FW_WM_VLV(wm->pipe[PIPE_A].plane[PLANE_SPRITE1], SPRITEB) |
899 FW_WM(wm->pipe[PIPE_A].plane[PLANE_CURSOR], CURSORA) |
900 FW_WM_VLV(wm->pipe[PIPE_A].plane[PLANE_SPRITE0], SPRITEA));
ae80152d 901 I915_WRITE(DSPFW3,
15665979 902 FW_WM(wm->sr.cursor, CURSOR_SR));
ae80152d
VS		 903
904 if (IS_CHERRYVIEW(dev_priv)) {
905 I915_WRITE(DSPFW7_CHV,
1b31389c
VS		 906 FW_WM_VLV(wm->pipe[PIPE_B].plane[PLANE_SPRITE1], SPRITED) |
907 FW_WM_VLV(wm->pipe[PIPE_B].plane[PLANE_SPRITE0], SPRITEC));
ae80152d 908 I915_WRITE(DSPFW8_CHV,
1b31389c
VS		 909 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE1], SPRITEF) |
910 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_SPRITE0], SPRITEE));
ae80152d 911 I915_WRITE(DSPFW9_CHV,
1b31389c
VS		 912 FW_WM_VLV(wm->pipe[PIPE_C].plane[PLANE_PRIMARY], PLANEC) |
913 FW_WM(wm->pipe[PIPE_C].plane[PLANE_CURSOR], CURSORC));
ae80152d 914 I915_WRITE(DSPHOWM,
15665979 915 FW_WM(wm->sr.plane >> 9, SR_HI) |
1b31389c
VS		 916 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE1] >> 8, SPRITEF_HI) |
917 FW_WM(wm->pipe[PIPE_C].plane[PLANE_SPRITE0] >> 8, SPRITEE_HI) |
918 FW_WM(wm->pipe[PIPE_C].plane[PLANE_PRIMARY] >> 8, PLANEC_HI) |
919 FW_WM(wm->pipe[PIPE_B].plane[PLANE_SPRITE1] >> 8, SPRITED_HI) |
920 FW_WM(wm->pipe[PIPE_B].plane[PLANE_SPRITE0] >> 8, SPRITEC_HI) |
921 FW_WM(wm->pipe[PIPE_B].plane[PLANE_PRIMARY] >> 8, PLANEB_HI) |
922 FW_WM(wm->pipe[PIPE_A].plane[PLANE_SPRITE1] >> 8, SPRITEB_HI) |
923 FW_WM(wm->pipe[PIPE_A].plane[PLANE_SPRITE0] >> 8, SPRITEA_HI) |
924 FW_WM(wm->pipe[PIPE_A].plane[PLANE_PRIMARY] >> 8, PLANEA_HI));
ae80152d
VS		 925 } else {
926 I915_WRITE(DSPFW7,
1b31389c
VS		 927 FW_WM_VLV(wm->pipe[PIPE_B].plane[PLANE_SPRITE1], SPRITED) |
928 FW_WM_VLV(wm->pipe[PIPE_B].plane[PLANE_SPRITE0], SPRITEC));
ae80152d 929 I915_WRITE(DSPHOWM,
15665979 930 FW_WM(wm->sr.plane >> 9, SR_HI) |
1b31389c
VS		 931 FW_WM(wm->pipe[PIPE_B].plane[PLANE_SPRITE1] >> 8, SPRITED_HI) |
932 FW_WM(wm->pipe[PIPE_B].plane[PLANE_SPRITE0] >> 8, SPRITEC_HI) |
933 FW_WM(wm->pipe[PIPE_B].plane[PLANE_PRIMARY] >> 8, PLANEB_HI) |
934 FW_WM(wm->pipe[PIPE_A].plane[PLANE_SPRITE1] >> 8, SPRITEB_HI) |
935 FW_WM(wm->pipe[PIPE_A].plane[PLANE_SPRITE0] >> 8, SPRITEA_HI) |
936 FW_WM(wm->pipe[PIPE_A].plane[PLANE_PRIMARY] >> 8, PLANEA_HI));
ae80152d
VS		 937 }
938
939 POSTING_READ(DSPFW1);
0018fda1
VS		 940}
941
15665979
VS		 942#undef FW_WM_VLV
943
6eb1a681
VS		 944enum vlv_wm_level {
945 VLV_WM_LEVEL_PM2,
946 VLV_WM_LEVEL_PM5,
947 VLV_WM_LEVEL_DDR_DVFS,
6eb1a681
VS		 948};
949
262cd2e1
VS		 950/* latency must be in 0.1us units. */
951static unsigned int vlv_wm_method2(unsigned int pixel_rate,
952 unsigned int pipe_htotal,
953 unsigned int horiz_pixels,
ac484963 954 unsigned int cpp,
262cd2e1
VS		 955 unsigned int latency)
956{
957 unsigned int ret;
958
959 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 960 ret = (ret + 1) * horiz_pixels * cpp;
262cd2e1
VS		 961 ret = DIV_ROUND_UP(ret, 64);
962
963 return ret;
964}
965
bb726519 966static void vlv_setup_wm_latency(struct drm_i915_private *dev_priv)
262cd2e1 967{
262cd2e1
VS		 968 /* all latencies in usec */
969 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM2] = 3;
970
58590c14
VS		 971 dev_priv->wm.max_level = VLV_WM_LEVEL_PM2;
972
262cd2e1
VS		 973 if (IS_CHERRYVIEW(dev_priv)) {
974 dev_priv->wm.pri_latency[VLV_WM_LEVEL_PM5] = 12;
975 dev_priv->wm.pri_latency[VLV_WM_LEVEL_DDR_DVFS] = 33;
58590c14
VS		 976
977 dev_priv->wm.max_level = VLV_WM_LEVEL_DDR_DVFS;
262cd2e1
VS		 978 }
979}
980
e339d67e
VS		 981static uint16_t vlv_compute_wm_level(const struct intel_crtc_state *crtc_state,
982 const struct intel_plane_state *plane_state,
262cd2e1
VS		 983 int level)
984{
e339d67e 985 struct intel_plane *plane = to_intel_plane(plane_state->base.plane);
262cd2e1 986 struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
e339d67e
VS		 987 const struct drm_display_mode *adjusted_mode =
988 &crtc_state->base.adjusted_mode;
ac484963 989 int clock, htotal, cpp, width, wm;
262cd2e1
VS		 990
991 if (dev_priv->wm.pri_latency[level] == 0)
992 return USHRT_MAX;
993
e339d67e 994 if (!plane_state->base.visible)
262cd2e1
VS		 995 return 0;
996
ef426c10 997 cpp = plane_state->base.fb->format->cpp[0];
e339d67e
VS		 998 clock = adjusted_mode->crtc_clock;
999 htotal = adjusted_mode->crtc_htotal;
1000 width = crtc_state->pipe_src_w;
262cd2e1
VS		 1001 if (WARN_ON(htotal == 0))
1002 htotal = 1;
1003
1004 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
1005 /*
1006 * FIXME the formula gives values that are
1007 * too big for the cursor FIFO, and hence we
1008 * would never be able to use cursors. For
1009 * now just hardcode the watermark.
1010 */
1011 wm = 63;
1012 } else {
ac484963 1013 wm = vlv_wm_method2(clock, htotal, width, cpp,
262cd2e1
VS		 1014 dev_priv->wm.pri_latency[level] * 10);
1015 }
1016
1017 return min_t(int, wm, USHRT_MAX);
1018}
1019
54f1b6e1
VS		 1020static void vlv_compute_fifo(struct intel_crtc *crtc)
1021{
1022 struct drm_device *dev = crtc->base.dev;
1023 struct vlv_wm_state *wm_state = &crtc->wm_state;
1024 struct intel_plane *plane;
1025 unsigned int total_rate = 0;
1026 const int fifo_size = 512 - 1;
1027 int fifo_extra, fifo_left = fifo_size;
1028
1029 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1030 struct intel_plane_state *state =
1031 to_intel_plane_state(plane->base.state);
1032
1033 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
1034 continue;
1035
936e71e3 1036 if (state->base.visible) {
54f1b6e1 1037 wm_state->num_active_planes++;
353c8598 1038 total_rate += state->base.fb->format->cpp[0];
54f1b6e1
VS		 1039 }
1040 }
1041
1042 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1043 struct intel_plane_state *state =
1044 to_intel_plane_state(plane->base.state);
1045 unsigned int rate;
1046
1047 if (plane->base.type == DRM_PLANE_TYPE_CURSOR) {
1048 plane->wm.fifo_size = 63;
1049 continue;
1050 }
1051
936e71e3 1052 if (!state->base.visible) {
54f1b6e1
VS		 1053 plane->wm.fifo_size = 0;
1054 continue;
1055 }
1056
353c8598 1057 rate = state->base.fb->format->cpp[0];
54f1b6e1
VS		 1058 plane->wm.fifo_size = fifo_size * rate / total_rate;
1059 fifo_left -= plane->wm.fifo_size;
1060 }
1061
1062 fifo_extra = DIV_ROUND_UP(fifo_left, wm_state->num_active_planes ?: 1);
1063
1064 /* spread the remainder evenly */
1065 for_each_intel_plane_on_crtc(dev, crtc, plane) {
1066 int plane_extra;
1067
1068 if (fifo_left == 0)
1069 break;
1070
1071 if (plane->base.type == DRM_PLANE_TYPE_CURSOR)
1072 continue;
1073
1074 /* give it all to the first plane if none are active */
1075 if (plane->wm.fifo_size == 0 &&
1076 wm_state->num_active_planes)
1077 continue;
1078
1079 plane_extra = min(fifo_extra, fifo_left);
1080 plane->wm.fifo_size += plane_extra;
1081 fifo_left -= plane_extra;
1082 }
1083
1084 WARN_ON(fifo_left != 0);
1085}
1086
26cca0e5
VS		 1087static u16 vlv_invert_wm_value(u16 wm, u16 fifo_size)
1088{
1089 if (wm > fifo_size)
1090 return USHRT_MAX;
1091 else
1092 return fifo_size - wm;
1093}
1094
262cd2e1
VS		 1095static void vlv_invert_wms(struct intel_crtc *crtc)
1096{
1097 struct vlv_wm_state *wm_state = &crtc->wm_state;
1098 int level;
1099
1100 for (level = 0; level < wm_state->num_levels; level++) {
7c951c00 1101 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
b7f05d4a 1102 const int sr_fifo_size =
7c951c00 1103 INTEL_INFO(dev_priv)->num_pipes * 512 - 1;
262cd2e1
VS		 1104 struct intel_plane *plane;
1105
26cca0e5
VS		 1106 wm_state->sr[level].plane =
1107 vlv_invert_wm_value(wm_state->sr[level].plane,
1108 sr_fifo_size);
1109 wm_state->sr[level].cursor =
1110 vlv_invert_wm_value(wm_state->sr[level].cursor,
1111 63);
262cd2e1 1112
7c951c00 1113 for_each_intel_plane_on_crtc(&dev_priv->drm, crtc, plane) {
26cca0e5
VS		 1114 wm_state->wm[level].plane[plane->id] =
1115 vlv_invert_wm_value(wm_state->wm[level].plane[plane->id],
1116 plane->wm.fifo_size);
262cd2e1
VS		 1117 }
1118 }
1119}
1120
26e1fe4f 1121static void vlv_compute_wm(struct intel_crtc *crtc)
262cd2e1 1122{
7c951c00 1123 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
262cd2e1
VS		 1124 struct vlv_wm_state *wm_state = &crtc->wm_state;
1125 struct intel_plane *plane;
262cd2e1
VS		 1126 int level;
1127
1128 memset(wm_state, 0, sizeof(*wm_state));
1129
852eb00d 1130 wm_state->cxsr = crtc->pipe != PIPE_C && crtc->wm.cxsr_allowed;
b7f05d4a 1131 wm_state->num_levels = dev_priv->wm.max_level + 1;
262cd2e1
VS		 1132
1133 wm_state->num_active_planes = 0;
262cd2e1 1134
54f1b6e1 1135 vlv_compute_fifo(crtc);
262cd2e1
VS		 1136
1137 if (wm_state->num_active_planes != 1)
1138 wm_state->cxsr = false;
1139
7c951c00 1140 for_each_intel_plane_on_crtc(&dev_priv->drm, crtc, plane) {
262cd2e1
VS		 1141 struct intel_plane_state *state =
1142 to_intel_plane_state(plane->base.state);
1b31389c 1143 int level;
262cd2e1 1144
936e71e3 1145 if (!state->base.visible)
262cd2e1
VS		 1146 continue;
1147
1148 /* normal watermarks */
1149 for (level = 0; level < wm_state->num_levels; level++) {
e339d67e 1150 int wm = vlv_compute_wm_level(crtc->config, state, level);
1be4d379 1151 int max_wm = plane->wm.fifo_size;
262cd2e1
VS		 1152
1153 /* hack */
1154 if (WARN_ON(level == 0 && wm > max_wm))
1155 wm = max_wm;
1156
1be4d379 1157 if (wm > max_wm)
262cd2e1
VS		 1158 break;
1159
1b31389c 1160 wm_state->wm[level].plane[plane->id] = wm;
262cd2e1
VS		 1161 }
1162
1163 wm_state->num_levels = level;
1164
1165 if (!wm_state->cxsr)
1166 continue;
1167
1168 /* maxfifo watermarks */
1b31389c 1169 if (plane->id == PLANE_CURSOR) {
262cd2e1
VS		 1170 for (level = 0; level < wm_state->num_levels; level++)
1171 wm_state->sr[level].cursor =
1b31389c
VS		 1172 wm_state->wm[level].plane[PLANE_CURSOR];
1173 } else {
262cd2e1
VS		 1174 for (level = 0; level < wm_state->num_levels; level++)
1175 wm_state->sr[level].plane =
50a9dd3f 1176 max(wm_state->sr[level].plane,
1b31389c 1177 wm_state->wm[level].plane[plane->id]);
262cd2e1
VS		 1178 }
1179 }
1180
1181 /* clear any (partially) filled invalid levels */
b7f05d4a 1182 for (level = wm_state->num_levels; level < dev_priv->wm.max_level + 1; level++) {
262cd2e1
VS		 1183 memset(&wm_state->wm[level], 0, sizeof(wm_state->wm[level]));
1184 memset(&wm_state->sr[level], 0, sizeof(wm_state->sr[level]));
1185 }
1186
1187 vlv_invert_wms(crtc);
1188}
1189
54f1b6e1
VS		 1190#define VLV_FIFO(plane, value) \
1191 (((value) << DSPARB_ ## plane ## _SHIFT_VLV) & DSPARB_ ## plane ## _MASK_VLV)
1192
1193static void vlv_pipe_set_fifo_size(struct intel_crtc *crtc)
1194{
1195 struct drm_device *dev = crtc->base.dev;
1196 struct drm_i915_private *dev_priv = to_i915(dev);
1197 struct intel_plane *plane;
1198 int sprite0_start = 0, sprite1_start = 0, fifo_size = 0;
1199
1200 for_each_intel_plane_on_crtc(dev, crtc, plane) {
49845a23
VS		 1201 switch (plane->id) {
1202 case PLANE_PRIMARY:
54f1b6e1 1203 sprite0_start = plane->wm.fifo_size;
49845a23
VS		 1204 break;
1205 case PLANE_SPRITE0:
54f1b6e1 1206 sprite1_start = sprite0_start + plane->wm.fifo_size;
49845a23
VS		 1207 break;
1208 case PLANE_SPRITE1:
54f1b6e1 1209 fifo_size = sprite1_start + plane->wm.fifo_size;
49845a23
VS		 1210 break;
1211 case PLANE_CURSOR:
1212 WARN_ON(plane->wm.fifo_size != 63);
1213 break;
1214 default:
1215 MISSING_CASE(plane->id);
1216 break;
1217 }
54f1b6e1
VS		 1218 }
1219
1220 WARN_ON(fifo_size != 512 - 1);
1221
1222 DRM_DEBUG_KMS("Pipe %c FIFO split %d / %d / %d\n",
1223 pipe_name(crtc->pipe), sprite0_start,
1224 sprite1_start, fifo_size);
1225
467a14d9
VS		 1226 spin_lock(&dev_priv->wm.dsparb_lock);
1227
54f1b6e1
VS		 1228 switch (crtc->pipe) {
1229 uint32_t dsparb, dsparb2, dsparb3;
1230 case PIPE_A:
1231 dsparb = I915_READ(DSPARB);
1232 dsparb2 = I915_READ(DSPARB2);
1233
1234 dsparb &= ~(VLV_FIFO(SPRITEA, 0xff) |
1235 VLV_FIFO(SPRITEB, 0xff));
1236 dsparb |= (VLV_FIFO(SPRITEA, sprite0_start) |
1237 VLV_FIFO(SPRITEB, sprite1_start));
1238
1239 dsparb2 &= ~(VLV_FIFO(SPRITEA_HI, 0x1) |
1240 VLV_FIFO(SPRITEB_HI, 0x1));
1241 dsparb2 |= (VLV_FIFO(SPRITEA_HI, sprite0_start >> 8) |
1242 VLV_FIFO(SPRITEB_HI, sprite1_start >> 8));
1243
1244 I915_WRITE(DSPARB, dsparb);
1245 I915_WRITE(DSPARB2, dsparb2);
1246 break;
1247 case PIPE_B:
1248 dsparb = I915_READ(DSPARB);
1249 dsparb2 = I915_READ(DSPARB2);
1250
1251 dsparb &= ~(VLV_FIFO(SPRITEC, 0xff) |
1252 VLV_FIFO(SPRITED, 0xff));
1253 dsparb |= (VLV_FIFO(SPRITEC, sprite0_start) |
1254 VLV_FIFO(SPRITED, sprite1_start));
1255
1256 dsparb2 &= ~(VLV_FIFO(SPRITEC_HI, 0xff) |
1257 VLV_FIFO(SPRITED_HI, 0xff));
1258 dsparb2 |= (VLV_FIFO(SPRITEC_HI, sprite0_start >> 8) |
1259 VLV_FIFO(SPRITED_HI, sprite1_start >> 8));
1260
1261 I915_WRITE(DSPARB, dsparb);
1262 I915_WRITE(DSPARB2, dsparb2);
1263 break;
1264 case PIPE_C:
1265 dsparb3 = I915_READ(DSPARB3);
1266 dsparb2 = I915_READ(DSPARB2);
1267
1268 dsparb3 &= ~(VLV_FIFO(SPRITEE, 0xff) |
1269 VLV_FIFO(SPRITEF, 0xff));
1270 dsparb3 |= (VLV_FIFO(SPRITEE, sprite0_start) |
1271 VLV_FIFO(SPRITEF, sprite1_start));
1272
1273 dsparb2 &= ~(VLV_FIFO(SPRITEE_HI, 0xff) |
1274 VLV_FIFO(SPRITEF_HI, 0xff));
1275 dsparb2 |= (VLV_FIFO(SPRITEE_HI, sprite0_start >> 8) |
1276 VLV_FIFO(SPRITEF_HI, sprite1_start >> 8));
1277
1278 I915_WRITE(DSPARB3, dsparb3);
1279 I915_WRITE(DSPARB2, dsparb2);
1280 break;
1281 default:
1282 break;
1283 }
467a14d9
VS		 1284
1285 POSTING_READ(DSPARB);
1286
1287 spin_unlock(&dev_priv->wm.dsparb_lock);
54f1b6e1
VS		 1288}
1289
1290#undef VLV_FIFO
1291
7c951c00 1292static void vlv_merge_wm(struct drm_i915_private *dev_priv,
262cd2e1
VS		 1293 struct vlv_wm_values *wm)
1294{
1295 struct intel_crtc *crtc;
1296 int num_active_crtcs = 0;
1297
7c951c00 1298 wm->level = dev_priv->wm.max_level;
262cd2e1
VS		 1299 wm->cxsr = true;
1300
7c951c00 1301 for_each_intel_crtc(&dev_priv->drm, crtc) {
262cd2e1
VS		 1302 const struct vlv_wm_state *wm_state = &crtc->wm_state;
1303
1304 if (!crtc->active)
1305 continue;
1306
1307 if (!wm_state->cxsr)
1308 wm->cxsr = false;
1309
1310 num_active_crtcs++;
1311 wm->level = min_t(int, wm->level, wm_state->num_levels - 1);
1312 }
1313
1314 if (num_active_crtcs != 1)
1315 wm->cxsr = false;
1316
6f9c784b
VS		 1317 if (num_active_crtcs > 1)
1318 wm->level = VLV_WM_LEVEL_PM2;
1319
7c951c00 1320 for_each_intel_crtc(&dev_priv->drm, crtc) {
262cd2e1
VS		 1321 struct vlv_wm_state *wm_state = &crtc->wm_state;
1322 enum pipe pipe = crtc->pipe;
1323
1324 if (!crtc->active)
1325 continue;
1326
1327 wm->pipe[pipe] = wm_state->wm[wm->level];
1328 if (wm->cxsr)
1329 wm->sr = wm_state->sr[wm->level];
1330
1b31389c
VS		 1331 wm->ddl[pipe].plane[PLANE_PRIMARY] = DDL_PRECISION_HIGH | 2;
1332 wm->ddl[pipe].plane[PLANE_SPRITE0] = DDL_PRECISION_HIGH | 2;
1333 wm->ddl[pipe].plane[PLANE_SPRITE1] = DDL_PRECISION_HIGH | 2;
1334 wm->ddl[pipe].plane[PLANE_CURSOR] = DDL_PRECISION_HIGH | 2;
262cd2e1
VS		 1335 }
1336}
1337
fa292a4b
VS		 1338static bool is_disabling(int old, int new, int threshold)
1339{
1340 return old >= threshold && new < threshold;
1341}
1342
1343static bool is_enabling(int old, int new, int threshold)
1344{
1345 return old < threshold && new >= threshold;
1346}
1347
432081bc 1348static void vlv_update_wm(struct intel_crtc *crtc)
262cd2e1 1349{
7c951c00 1350 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
432081bc 1351 enum pipe pipe = crtc->pipe;
fa292a4b
VS		 1352 struct vlv_wm_values *old_wm = &dev_priv->wm.vlv;
1353 struct vlv_wm_values new_wm = {};
262cd2e1 1354
432081bc 1355 vlv_compute_wm(crtc);
fa292a4b 1356 vlv_merge_wm(dev_priv, &new_wm);
262cd2e1 1357
fa292a4b 1358 if (memcmp(old_wm, &new_wm, sizeof(new_wm)) == 0) {
54f1b6e1 1359 /* FIXME should be part of crtc atomic commit */
432081bc 1360 vlv_pipe_set_fifo_size(crtc);
fa292a4b 1361
262cd2e1 1362 return;
54f1b6e1 1363 }
262cd2e1 1364
fa292a4b 1365 if (is_disabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_DDR_DVFS))
262cd2e1
VS		 1366 chv_set_memory_dvfs(dev_priv, false);
1367
fa292a4b 1368 if (is_disabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_PM5))
262cd2e1
VS		 1369 chv_set_memory_pm5(dev_priv, false);
1370
fa292a4b 1371 if (is_disabling(old_wm->cxsr, new_wm.cxsr, true))
3d90e649 1372 _intel_set_memory_cxsr(dev_priv, false);
262cd2e1 1373
54f1b6e1 1374 /* FIXME should be part of crtc atomic commit */
432081bc 1375 vlv_pipe_set_fifo_size(crtc);
54f1b6e1 1376
fa292a4b 1377 vlv_write_wm_values(dev_priv, &new_wm);
262cd2e1
VS		 1378
1379 DRM_DEBUG_KMS("Setting FIFO watermarks - %c: plane=%d, cursor=%d, "
1380 "sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n",
fa292a4b
VS		 1381 pipe_name(pipe), new_wm.pipe[pipe].plane[PLANE_PRIMARY], new_wm.pipe[pipe].plane[PLANE_CURSOR],
1382 new_wm.pipe[pipe].plane[PLANE_SPRITE0], new_wm.pipe[pipe].plane[PLANE_SPRITE1],
1383 new_wm.sr.plane, new_wm.sr.cursor, new_wm.level, new_wm.cxsr);
262cd2e1 1384
fa292a4b 1385 if (is_enabling(old_wm->cxsr, new_wm.cxsr, true))
3d90e649 1386 _intel_set_memory_cxsr(dev_priv, true);
262cd2e1 1387
fa292a4b 1388 if (is_enabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_PM5))
262cd2e1
VS		 1389 chv_set_memory_pm5(dev_priv, true);
1390
fa292a4b 1391 if (is_enabling(old_wm->level, new_wm.level, VLV_WM_LEVEL_DDR_DVFS))
262cd2e1
VS		 1392 chv_set_memory_dvfs(dev_priv, true);
1393
fa292a4b 1394 *old_wm = new_wm;
3c2777fd
VS		 1395}
1396
ae80152d
VS		 1397#define single_plane_enabled(mask) is_power_of_2(mask)
1398
432081bc 1399static void g4x_update_wm(struct intel_crtc *crtc)
b445e3b0 1400{
b91eb5cc 1401 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
b445e3b0 1402 static const int sr_latency_ns = 12000;
b445e3b0
ED		 1403 int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
1404 int plane_sr, cursor_sr;
1405 unsigned int enabled = 0;
9858425c 1406 bool cxsr_enabled;
b445e3b0 1407
f0ce2310 1408 if (g4x_compute_wm0(dev_priv, PIPE_A,
5aef6003
CW		 1409 &g4x_wm_info, pessimal_latency_ns,
1410 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1411 &planea_wm, &cursora_wm))
51cea1f4 1412 enabled |= 1 << PIPE_A;
b445e3b0 1413
f0ce2310 1414 if (g4x_compute_wm0(dev_priv, PIPE_B,
5aef6003
CW		 1415 &g4x_wm_info, pessimal_latency_ns,
1416 &g4x_cursor_wm_info, pessimal_latency_ns,
b445e3b0 1417 &planeb_wm, &cursorb_wm))
51cea1f4 1418 enabled |= 1 << PIPE_B;
b445e3b0 1419
b445e3b0 1420 if (single_plane_enabled(enabled) &&
f0ce2310 1421 g4x_compute_srwm(dev_priv, ffs(enabled) - 1,
b445e3b0
ED		 1422 sr_latency_ns,
1423 &g4x_wm_info,
1424 &g4x_cursor_wm_info,
52bd02d8 1425 &plane_sr, &cursor_sr)) {
9858425c 1426 cxsr_enabled = true;
52bd02d8 1427 } else {
9858425c 1428 cxsr_enabled = false;
5209b1f4 1429 intel_set_memory_cxsr(dev_priv, false);
52bd02d8
CW		 1430 plane_sr = cursor_sr = 0;
1431 }
b445e3b0 1432
a5043453
VS		 1433 DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, "
1434 "B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
b445e3b0
ED		 1435 planea_wm, cursora_wm,
1436 planeb_wm, cursorb_wm,
1437 plane_sr, cursor_sr);
1438
1439 I915_WRITE(DSPFW1,
f4998963
VS		 1440 FW_WM(plane_sr, SR) |
1441 FW_WM(cursorb_wm, CURSORB) |
1442 FW_WM(planeb_wm, PLANEB) |
1443 FW_WM(planea_wm, PLANEA));
b445e3b0 1444 I915_WRITE(DSPFW2,
8c919b28 1445 (I915_READ(DSPFW2) & ~DSPFW_CURSORA_MASK) |
f4998963 1446 FW_WM(cursora_wm, CURSORA));
b445e3b0
ED		 1447 /* HPLL off in SR has some issues on G4x... disable it */
1448 I915_WRITE(DSPFW3,
8c919b28 1449 (I915_READ(DSPFW3) & ~(DSPFW_HPLL_SR_EN | DSPFW_CURSOR_SR_MASK)) |
f4998963 1450 FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1451
1452 if (cxsr_enabled)
1453 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1454}
1455
432081bc 1456static void i965_update_wm(struct intel_crtc *unused_crtc)
b445e3b0 1457{
ffc7a76b 1458 struct drm_i915_private *dev_priv = to_i915(unused_crtc->base.dev);
efc2611e 1459 struct intel_crtc *crtc;
b445e3b0
ED		 1460 int srwm = 1;
1461 int cursor_sr = 16;
9858425c 1462 bool cxsr_enabled;
b445e3b0
ED		 1463
1464 /* Calc sr entries for one plane configs */
ffc7a76b 1465 crtc = single_enabled_crtc(dev_priv);
b445e3b0
ED		 1466 if (crtc) {
1467 /* self-refresh has much higher latency */
1468 static const int sr_latency_ns = 12000;
efc2611e
VS		 1469 const struct drm_display_mode *adjusted_mode =
1470 &crtc->config->base.adjusted_mode;
1471 const struct drm_framebuffer *fb =
1472 crtc->base.primary->state->fb;
241bfc38 1473 int clock = adjusted_mode->crtc_clock;
fec8cba3 1474 int htotal = adjusted_mode->crtc_htotal;
efc2611e 1475 int hdisplay = crtc->config->pipe_src_w;
353c8598 1476 int cpp = fb->format->cpp[0];
b445e3b0
ED		 1477 unsigned long line_time_us;
1478 int entries;
1479
922044c9 1480 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1481
1482 /* Use ns/us then divide to preserve precision */
1483 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1484 cpp * hdisplay;
b445e3b0
ED		 1485 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
1486 srwm = I965_FIFO_SIZE - entries;
1487 if (srwm < 0)
1488 srwm = 1;
1489 srwm &= 0x1ff;
1490 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
1491 entries, srwm);
1492
1493 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
efc2611e 1494 cpp * crtc->base.cursor->state->crtc_w;
b445e3b0
ED		 1495 entries = DIV_ROUND_UP(entries,
1496 i965_cursor_wm_info.cacheline_size);
1497 cursor_sr = i965_cursor_wm_info.fifo_size -
1498 (entries + i965_cursor_wm_info.guard_size);
1499
1500 if (cursor_sr > i965_cursor_wm_info.max_wm)
1501 cursor_sr = i965_cursor_wm_info.max_wm;
1502
1503 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
1504 "cursor %d\n", srwm, cursor_sr);
1505
9858425c 1506 cxsr_enabled = true;
b445e3b0 1507 } else {
9858425c 1508 cxsr_enabled = false;
b445e3b0 1509 /* Turn off self refresh if both pipes are enabled */
5209b1f4 1510 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1511 }
1512
1513 DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
1514 srwm);
1515
1516 /* 965 has limitations... */
f4998963
VS		 1517 I915_WRITE(DSPFW1, FW_WM(srwm, SR) |
1518 FW_WM(8, CURSORB) |
1519 FW_WM(8, PLANEB) |
1520 FW_WM(8, PLANEA));
1521 I915_WRITE(DSPFW2, FW_WM(8, CURSORA) |
1522 FW_WM(8, PLANEC_OLD));
b445e3b0 1523 /* update cursor SR watermark */
f4998963 1524 I915_WRITE(DSPFW3, FW_WM(cursor_sr, CURSOR_SR));
9858425c
ID		 1525
1526 if (cxsr_enabled)
1527 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1528}
1529
f4998963
VS		 1530#undef FW_WM
1531
432081bc 1532static void i9xx_update_wm(struct intel_crtc *unused_crtc)
b445e3b0 1533{
ffc7a76b 1534 struct drm_i915_private *dev_priv = to_i915(unused_crtc->base.dev);
b445e3b0
ED		 1535 const struct intel_watermark_params *wm_info;
1536 uint32_t fwater_lo;
1537 uint32_t fwater_hi;
1538 int cwm, srwm = 1;
1539 int fifo_size;
1540 int planea_wm, planeb_wm;
efc2611e 1541 struct intel_crtc *crtc, *enabled = NULL;
b445e3b0 1542
a9097be4 1543 if (IS_I945GM(dev_priv))
b445e3b0 1544 wm_info = &i945_wm_info;
5db94019 1545 else if (!IS_GEN2(dev_priv))
b445e3b0
ED		 1546 wm_info = &i915_wm_info;
1547 else
9d539105 1548 wm_info = &i830_a_wm_info;
b445e3b0 1549
ef0f5e93 1550 fifo_size = dev_priv->display.get_fifo_size(dev_priv, 0);
b91eb5cc 1551 crtc = intel_get_crtc_for_plane(dev_priv, 0);
efc2611e
VS		 1552 if (intel_crtc_active(crtc)) {
1553 const struct drm_display_mode *adjusted_mode =
1554 &crtc->config->base.adjusted_mode;
1555 const struct drm_framebuffer *fb =
1556 crtc->base.primary->state->fb;
1557 int cpp;
1558
5db94019 1559 if (IS_GEN2(dev_priv))
b9e0bda3 1560 cpp = 4;
efc2611e 1561 else
353c8598 1562 cpp = fb->format->cpp[0];
b9e0bda3 1563
241bfc38 1564 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1565 wm_info, fifo_size, cpp,
5aef6003 1566 pessimal_latency_ns);
b445e3b0 1567 enabled = crtc;
9d539105 1568 } else {
b445e3b0 1569 planea_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1570 if (planea_wm > (long)wm_info->max_wm)
1571 planea_wm = wm_info->max_wm;
1572 }
1573
5db94019 1574 if (IS_GEN2(dev_priv))
9d539105 1575 wm_info = &i830_bc_wm_info;
b445e3b0 1576
ef0f5e93 1577 fifo_size = dev_priv->display.get_fifo_size(dev_priv, 1);
b91eb5cc 1578 crtc = intel_get_crtc_for_plane(dev_priv, 1);
efc2611e
VS		 1579 if (intel_crtc_active(crtc)) {
1580 const struct drm_display_mode *adjusted_mode =
1581 &crtc->config->base.adjusted_mode;
1582 const struct drm_framebuffer *fb =
1583 crtc->base.primary->state->fb;
1584 int cpp;
1585
5db94019 1586 if (IS_GEN2(dev_priv))
b9e0bda3 1587 cpp = 4;
efc2611e 1588 else
353c8598 1589 cpp = fb->format->cpp[0];
b9e0bda3 1590
241bfc38 1591 planeb_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
b9e0bda3 1592 wm_info, fifo_size, cpp,
5aef6003 1593 pessimal_latency_ns);
b445e3b0
ED		 1594 if (enabled == NULL)
1595 enabled = crtc;
1596 else
1597 enabled = NULL;
9d539105 1598 } else {
b445e3b0 1599 planeb_wm = fifo_size - wm_info->guard_size;
9d539105
VS		 1600 if (planeb_wm > (long)wm_info->max_wm)
1601 planeb_wm = wm_info->max_wm;
1602 }
b445e3b0
ED		 1603
1604 DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
1605
50a0bc90 1606 if (IS_I915GM(dev_priv) && enabled) {
2ff8fde1 1607 struct drm_i915_gem_object *obj;
2ab1bc9d 1608
efc2611e 1609 obj = intel_fb_obj(enabled->base.primary->state->fb);
2ab1bc9d
DV		 1610
1611 /* self-refresh seems busted with untiled */
3e510a8e 1612 if (!i915_gem_object_is_tiled(obj))
2ab1bc9d
DV		 1613 enabled = NULL;
1614 }
1615
b445e3b0
ED		 1616 /*
1617 * Overlay gets an aggressive default since video jitter is bad.
1618 */
1619 cwm = 2;
1620
1621 /* Play safe and disable self-refresh before adjusting watermarks. */
5209b1f4 1622 intel_set_memory_cxsr(dev_priv, false);
b445e3b0
ED		 1623
1624 /* Calc sr entries for one plane configs */
03427fcb 1625 if (HAS_FW_BLC(dev_priv) && enabled) {
b445e3b0
ED		 1626 /* self-refresh has much higher latency */
1627 static const int sr_latency_ns = 6000;
efc2611e
VS		 1628 const struct drm_display_mode *adjusted_mode =
1629 &enabled->config->base.adjusted_mode;
1630 const struct drm_framebuffer *fb =
1631 enabled->base.primary->state->fb;
241bfc38 1632 int clock = adjusted_mode->crtc_clock;
fec8cba3 1633 int htotal = adjusted_mode->crtc_htotal;
efc2611e
VS		 1634 int hdisplay = enabled->config->pipe_src_w;
1635 int cpp;
b445e3b0
ED		 1636 unsigned long line_time_us;
1637 int entries;
1638
50a0bc90 1639 if (IS_I915GM(dev_priv) || IS_I945GM(dev_priv))
2d1b5056 1640 cpp = 4;
efc2611e 1641 else
353c8598 1642 cpp = fb->format->cpp[0];
2d1b5056 1643
922044c9 1644 line_time_us = max(htotal * 1000 / clock, 1);
b445e3b0
ED		 1645
1646 /* Use ns/us then divide to preserve precision */
1647 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
ac484963 1648 cpp * hdisplay;
b445e3b0
ED		 1649 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
1650 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
1651 srwm = wm_info->fifo_size - entries;
1652 if (srwm < 0)
1653 srwm = 1;
1654
50a0bc90 1655 if (IS_I945G(dev_priv) || IS_I945GM(dev_priv))
b445e3b0
ED		 1656 I915_WRITE(FW_BLC_SELF,
1657 FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
acb91359 1658 else
b445e3b0
ED		 1659 I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
1660 }
1661
1662 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
1663 planea_wm, planeb_wm, cwm, srwm);
1664
1665 fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
1666 fwater_hi = (cwm & 0x1f);
1667
1668 /* Set request length to 8 cachelines per fetch */
1669 fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
1670 fwater_hi = fwater_hi | (1 << 8);
1671
1672 I915_WRITE(FW_BLC, fwater_lo);
1673 I915_WRITE(FW_BLC2, fwater_hi);
1674
5209b1f4
ID		 1675 if (enabled)
1676 intel_set_memory_cxsr(dev_priv, true);
b445e3b0
ED		 1677}
1678
432081bc 1679static void i845_update_wm(struct intel_crtc *unused_crtc)
b445e3b0 1680{
ffc7a76b 1681 struct drm_i915_private *dev_priv = to_i915(unused_crtc->base.dev);
efc2611e 1682 struct intel_crtc *crtc;
241bfc38 1683 const struct drm_display_mode *adjusted_mode;
b445e3b0
ED		 1684 uint32_t fwater_lo;
1685 int planea_wm;
1686
ffc7a76b 1687 crtc = single_enabled_crtc(dev_priv);
b445e3b0
ED		 1688 if (crtc == NULL)
1689 return;
1690
efc2611e 1691 adjusted_mode = &crtc->config->base.adjusted_mode;
241bfc38 1692 planea_wm = intel_calculate_wm(adjusted_mode->crtc_clock,
feb56b93 1693 &i845_wm_info,
ef0f5e93 1694 dev_priv->display.get_fifo_size(dev_priv, 0),
5aef6003 1695 4, pessimal_latency_ns);
b445e3b0
ED		 1696 fwater_lo = I915_READ(FW_BLC) & ~0xfff;
1697 fwater_lo |= (3<<8) | planea_wm;
1698
1699 DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
1700
1701 I915_WRITE(FW_BLC, fwater_lo);
1702}
1703
8cfb3407 1704uint32_t ilk_pipe_pixel_rate(const struct intel_crtc_state *pipe_config)
801bcfff 1705{
fd4daa9c 1706 uint32_t pixel_rate;
801bcfff 1707
8cfb3407 1708 pixel_rate = pipe_config->base.adjusted_mode.crtc_clock;
801bcfff
PZ		 1709
1710 /* We only use IF-ID interlacing. If we ever use PF-ID we'll need to
1711 * adjust the pixel_rate here. */
1712
8cfb3407 1713 if (pipe_config->pch_pfit.enabled) {
801bcfff 1714 uint64_t pipe_w, pipe_h, pfit_w, pfit_h;
8cfb3407
VS		 1715 uint32_t pfit_size = pipe_config->pch_pfit.size;
1716
1717 pipe_w = pipe_config->pipe_src_w;
1718 pipe_h = pipe_config->pipe_src_h;
801bcfff 1719
801bcfff
PZ		 1720 pfit_w = (pfit_size >> 16) & 0xFFFF;
1721 pfit_h = pfit_size & 0xFFFF;
1722 if (pipe_w < pfit_w)
1723 pipe_w = pfit_w;
1724 if (pipe_h < pfit_h)
1725 pipe_h = pfit_h;
1726
15126882
MR		 1727 if (WARN_ON(!pfit_w || !pfit_h))
1728 return pixel_rate;
1729
801bcfff
PZ		 1730 pixel_rate = div_u64((uint64_t) pixel_rate * pipe_w * pipe_h,
1731 pfit_w * pfit_h);
1732 }
1733
1734 return pixel_rate;
1735}
1736
37126462 1737/* latency must be in 0.1us units. */
ac484963 1738static uint32_t ilk_wm_method1(uint32_t pixel_rate, uint8_t cpp, uint32_t latency)
801bcfff
PZ		 1739{
1740 uint64_t ret;
1741
3312ba65
VS		 1742 if (WARN(latency == 0, "Latency value missing\n"))
1743 return UINT_MAX;
1744
ac484963 1745 ret = (uint64_t) pixel_rate * cpp * latency;
801bcfff
PZ		 1746 ret = DIV_ROUND_UP_ULL(ret, 64 * 10000) + 2;
1747
1748 return ret;
1749}
1750
37126462 1751/* latency must be in 0.1us units. */
23297044 1752static uint32_t ilk_wm_method2(uint32_t pixel_rate, uint32_t pipe_htotal,
ac484963 1753 uint32_t horiz_pixels, uint8_t cpp,
801bcfff
PZ		 1754 uint32_t latency)
1755{
1756 uint32_t ret;
1757
3312ba65
VS		 1758 if (WARN(latency == 0, "Latency value missing\n"))
1759 return UINT_MAX;
15126882
MR		 1760 if (WARN_ON(!pipe_htotal))
1761 return UINT_MAX;
3312ba65 1762
801bcfff 1763 ret = (latency * pixel_rate) / (pipe_htotal * 10000);
ac484963 1764 ret = (ret + 1) * horiz_pixels * cpp;
801bcfff
PZ		 1765 ret = DIV_ROUND_UP(ret, 64) + 2;
1766 return ret;
1767}
1768
23297044 1769static uint32_t ilk_wm_fbc(uint32_t pri_val, uint32_t horiz_pixels,
ac484963 1770 uint8_t cpp)
cca32e9a 1771{
15126882
MR		 1772 /*
1773 * Neither of these should be possible since this function shouldn't be
1774 * called if the CRTC is off or the plane is invisible. But let's be
1775 * extra paranoid to avoid a potential divide-by-zero if we screw up
1776 * elsewhere in the driver.
1777 */
ac484963 1778 if (WARN_ON(!cpp))
15126882
MR		 1779 return 0;
1780 if (WARN_ON(!horiz_pixels))
1781 return 0;
1782
ac484963 1783 return DIV_ROUND_UP(pri_val * 64, horiz_pixels * cpp) + 2;
cca32e9a
PZ		 1784}
1785
820c1980 1786struct ilk_wm_maximums {
cca32e9a
PZ		 1787 uint16_t pri;
1788 uint16_t spr;
1789 uint16_t cur;
1790 uint16_t fbc;
1791};
1792
37126462
VS		 1793/*
1794 * For both WM_PIPE and WM_LP.
1795 * mem_value must be in 0.1us units.
1796 */
7221fc33 1797static uint32_t ilk_compute_pri_wm(const struct intel_crtc_state *cstate,
43d59eda 1798 const struct intel_plane_state *pstate,
cca32e9a
PZ		 1799 uint32_t mem_value,
1800 bool is_lp)
801bcfff 1801{
cca32e9a 1802 uint32_t method1, method2;
8305494e 1803 int cpp;
cca32e9a 1804
936e71e3 1805 if (!cstate->base.active || !pstate->base.visible)
801bcfff
PZ		 1806 return 0;
1807
353c8598 1808 cpp = pstate->base.fb->format->cpp[0];
8305494e 1809
ac484963 1810 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
cca32e9a
PZ		 1811
1812 if (!is_lp)
1813 return method1;
1814
7221fc33
MR		 1815 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1816 cstate->base.adjusted_mode.crtc_htotal,
936e71e3 1817 drm_rect_width(&pstate->base.dst),
ac484963 1818 cpp, mem_value);
cca32e9a
PZ		 1819
1820 return min(method1, method2);
801bcfff
PZ		 1821}
1822
37126462
VS		 1823/*
1824 * For both WM_PIPE and WM_LP.
1825 * mem_value must be in 0.1us units.
1826 */
7221fc33 1827static uint32_t ilk_compute_spr_wm(const struct intel_crtc_state *cstate,
43d59eda 1828 const struct intel_plane_state *pstate,
801bcfff
PZ		 1829 uint32_t mem_value)
1830{
1831 uint32_t method1, method2;
8305494e 1832 int cpp;
801bcfff 1833
936e71e3 1834 if (!cstate->base.active || !pstate->base.visible)
801bcfff
PZ		 1835 return 0;
1836
353c8598 1837 cpp = pstate->base.fb->format->cpp[0];
8305494e 1838
ac484963 1839 method1 = ilk_wm_method1(ilk_pipe_pixel_rate(cstate), cpp, mem_value);
7221fc33
MR		 1840 method2 = ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1841 cstate->base.adjusted_mode.crtc_htotal,
936e71e3 1842 drm_rect_width(&pstate->base.dst),
ac484963 1843 cpp, mem_value);
801bcfff
PZ		 1844 return min(method1, method2);
1845}
1846
37126462
VS		 1847/*
1848 * For both WM_PIPE and WM_LP.
1849 * mem_value must be in 0.1us units.
1850 */
7221fc33 1851static uint32_t ilk_compute_cur_wm(const struct intel_crtc_state *cstate,
43d59eda 1852 const struct intel_plane_state *pstate,
801bcfff
PZ		 1853 uint32_t mem_value)
1854{
b2435692
MR		 1855 /*
1856 * We treat the cursor plane as always-on for the purposes of watermark
1857 * calculation. Until we have two-stage watermark programming merged,
1858 * this is necessary to avoid flickering.
1859 */
1860 int cpp = 4;
936e71e3 1861 int width = pstate->base.visible ? pstate->base.crtc_w : 64;
43d59eda 1862
b2435692 1863 if (!cstate->base.active)
801bcfff
PZ		 1864 return 0;
1865
7221fc33
MR		 1866 return ilk_wm_method2(ilk_pipe_pixel_rate(cstate),
1867 cstate->base.adjusted_mode.crtc_htotal,
b2435692 1868 width, cpp, mem_value);
801bcfff
PZ		 1869}
1870
cca32e9a 1871/* Only for WM_LP. */
7221fc33 1872static uint32_t ilk_compute_fbc_wm(const struct intel_crtc_state *cstate,
43d59eda 1873 const struct intel_plane_state *pstate,
1fda9882 1874 uint32_t pri_val)
cca32e9a 1875{
8305494e 1876 int cpp;
43d59eda 1877
936e71e3 1878 if (!cstate->base.active || !pstate->base.visible)
cca32e9a
PZ		 1879 return 0;
1880
353c8598 1881 cpp = pstate->base.fb->format->cpp[0];
8305494e 1882
936e71e3 1883 return ilk_wm_fbc(pri_val, drm_rect_width(&pstate->base.dst), cpp);
cca32e9a
PZ		 1884}
1885
175fded1
TU		 1886static unsigned int
1887ilk_display_fifo_size(const struct drm_i915_private *dev_priv)
158ae64f 1888{
175fded1 1889 if (INTEL_GEN(dev_priv) >= 8)
416f4727 1890 return 3072;
175fded1 1891 else if (INTEL_GEN(dev_priv) >= 7)
158ae64f
VS		 1892 return 768;
1893 else
1894 return 512;
1895}
1896
175fded1
TU		 1897static unsigned int
1898ilk_plane_wm_reg_max(const struct drm_i915_private *dev_priv,
1899 int level, bool is_sprite)
4e975081 1900{
175fded1 1901 if (INTEL_GEN(dev_priv) >= 8)
4e975081
VS		 1902 /* BDW primary/sprite plane watermarks */
1903 return level == 0 ? 255 : 2047;
175fded1 1904 else if (INTEL_GEN(dev_priv) >= 7)
4e975081
VS		 1905 /* IVB/HSW primary/sprite plane watermarks */
1906 return level == 0 ? 127 : 1023;
1907 else if (!is_sprite)
1908 /* ILK/SNB primary plane watermarks */
1909 return level == 0 ? 127 : 511;
1910 else
1911 /* ILK/SNB sprite plane watermarks */
1912 return level == 0 ? 63 : 255;
1913}
1914
175fded1
TU		 1915static unsigned int
1916ilk_cursor_wm_reg_max(const struct drm_i915_private *dev_priv, int level)
4e975081 1917{
175fded1 1918 if (INTEL_GEN(dev_priv) >= 7)
4e975081
VS		 1919 return level == 0 ? 63 : 255;
1920 else
1921 return level == 0 ? 31 : 63;
1922}
1923
175fded1 1924static unsigned int ilk_fbc_wm_reg_max(const struct drm_i915_private *dev_priv)
4e975081 1925{
175fded1 1926 if (INTEL_GEN(dev_priv) >= 8)
4e975081
VS		 1927 return 31;
1928 else
1929 return 15;
1930}
1931
158ae64f
VS		 1932/* Calculate the maximum primary/sprite plane watermark */
1933static unsigned int ilk_plane_wm_max(const struct drm_device *dev,
1934 int level,
240264f4 1935 const struct intel_wm_config *config,
158ae64f
VS		 1936 enum intel_ddb_partitioning ddb_partitioning,
1937 bool is_sprite)
1938{
175fded1
TU		 1939 struct drm_i915_private *dev_priv = to_i915(dev);
1940 unsigned int fifo_size = ilk_display_fifo_size(dev_priv);
158ae64f
VS		 1941
1942 /* if sprites aren't enabled, sprites get nothing */
240264f4 1943 if (is_sprite && !config->sprites_enabled)
158ae64f
VS		 1944 return 0;
1945
1946 /* HSW allows LP1+ watermarks even with multiple pipes */
240264f4 1947 if (level == 0 || config->num_pipes_active > 1) {
175fded1 1948 fifo_size /= INTEL_INFO(dev_priv)->num_pipes;
158ae64f
VS		 1949
1950 /*
1951 * For some reason the non self refresh
1952 * FIFO size is only half of the self
1953 * refresh FIFO size on ILK/SNB.
1954 */
175fded1 1955 if (INTEL_GEN(dev_priv) <= 6)
158ae64f
VS		 1956 fifo_size /= 2;
1957 }
1958
240264f4 1959 if (config->sprites_enabled) {
158ae64f
VS		 1960 /* level 0 is always calculated with 1:1 split */
1961 if (level > 0 && ddb_partitioning == INTEL_DDB_PART_5_6) {
1962 if (is_sprite)
1963 fifo_size *= 5;
1964 fifo_size /= 6;
1965 } else {
1966 fifo_size /= 2;
1967 }
1968 }
1969
1970 /* clamp to max that the registers can hold */
175fded1 1971 return min(fifo_size, ilk_plane_wm_reg_max(dev_priv, level, is_sprite));
158ae64f
VS		 1972}
1973
1974/* Calculate the maximum cursor plane watermark */
1975static unsigned int ilk_cursor_wm_max(const struct drm_device *dev,
240264f4
VS		 1976 int level,
1977 const struct intel_wm_config *config)
158ae64f
VS		 1978{
1979 /* HSW LP1+ watermarks w/ multiple pipes */
240264f4 1980 if (level > 0 && config->num_pipes_active > 1)
158ae64f
VS		 1981 return 64;
1982
1983 /* otherwise just report max that registers can hold */
175fded1 1984 return ilk_cursor_wm_reg_max(to_i915(dev), level);
158ae64f
VS		 1985}
1986
d34ff9c6 1987static void ilk_compute_wm_maximums(const struct drm_device *dev,
34982fe1
VS		 1988 int level,
1989 const struct intel_wm_config *config,
1990 enum intel_ddb_partitioning ddb_partitioning,
820c1980 1991 struct ilk_wm_maximums *max)
158ae64f 1992{
240264f4
VS		 1993 max->pri = ilk_plane_wm_max(dev, level, config, ddb_partitioning, false);
1994 max->spr = ilk_plane_wm_max(dev, level, config, ddb_partitioning, true);
1995 max->cur = ilk_cursor_wm_max(dev, level, config);
175fded1 1996 max->fbc = ilk_fbc_wm_reg_max(to_i915(dev));
158ae64f
VS		 1997}
1998
175fded1 1999static void ilk_compute_wm_reg_maximums(const struct drm_i915_private *dev_priv,
a3cb4048
VS		 2000 int level,
2001 struct ilk_wm_maximums *max)
2002{
175fded1
TU		 2003 max->pri = ilk_plane_wm_reg_max(dev_priv, level, false);
2004 max->spr = ilk_plane_wm_reg_max(dev_priv, level, true);
2005 max->cur = ilk_cursor_wm_reg_max(dev_priv, level);
2006 max->fbc = ilk_fbc_wm_reg_max(dev_priv);
a3cb4048
VS		 2007}
2008
d9395655 2009static bool ilk_validate_wm_level(int level,
820c1980 2010 const struct ilk_wm_maximums *max,
d9395655 2011 struct intel_wm_level *result)
a9786a11
VS		 2012{
2013 bool ret;
2014
2015 /* already determined to be invalid? */
2016 if (!result->enable)
2017 return false;
2018
2019 result->enable = result->pri_val <= max->pri &&
2020 result->spr_val <= max->spr &&
2021 result->cur_val <= max->cur;
2022
2023 ret = result->enable;
2024
2025 /*
2026 * HACK until we can pre-compute everything,
2027 * and thus fail gracefully if LP0 watermarks
2028 * are exceeded...
2029 */
2030 if (level == 0 && !result->enable) {
2031 if (result->pri_val > max->pri)
2032 DRM_DEBUG_KMS("Primary WM%d too large %u (max %u)\n",
2033 level, result->pri_val, max->pri);
2034 if (result->spr_val > max->spr)
2035 DRM_DEBUG_KMS("Sprite WM%d too large %u (max %u)\n",
2036 level, result->spr_val, max->spr);
2037 if (result->cur_val > max->cur)
2038 DRM_DEBUG_KMS("Cursor WM%d too large %u (max %u)\n",
2039 level, result->cur_val, max->cur);
2040
2041 result->pri_val = min_t(uint32_t, result->pri_val, max->pri);
2042 result->spr_val = min_t(uint32_t, result->spr_val, max->spr);
2043 result->cur_val = min_t(uint32_t, result->cur_val, max->cur);
2044 result->enable = true;
2045 }
2046
a9786a11
VS		 2047 return ret;
2048}
2049
d34ff9c6 2050static void ilk_compute_wm_level(const struct drm_i915_private *dev_priv,
43d59eda 2051 const struct intel_crtc *intel_crtc,
6f5ddd17 2052 int level,
7221fc33 2053 struct intel_crtc_state *cstate,
86c8bbbe
MR		 2054 struct intel_plane_state *pristate,
2055 struct intel_plane_state *sprstate,
2056 struct intel_plane_state *curstate,
1fd527cc 2057 struct intel_wm_level *result)
6f5ddd17
VS		 2058{
2059 uint16_t pri_latency = dev_priv->wm.pri_latency[level];
2060 uint16_t spr_latency = dev_priv->wm.spr_latency[level];
2061 uint16_t cur_latency = dev_priv->wm.cur_latency[level];
2062
2063 /* WM1+ latency values stored in 0.5us units */
2064 if (level > 0) {
2065 pri_latency *= 5;
2066 spr_latency *= 5;
2067 cur_latency *= 5;
2068 }
2069
e3bddded
ML		 2070 if (pristate) {
2071 result->pri_val = ilk_compute_pri_wm(cstate, pristate,
2072 pri_latency, level);
2073 result->fbc_val = ilk_compute_fbc_wm(cstate, pristate, result->pri_val);
2074 }
2075
2076 if (sprstate)
2077 result->spr_val = ilk_compute_spr_wm(cstate, sprstate, spr_latency);
2078
2079 if (curstate)
2080 result->cur_val = ilk_compute_cur_wm(cstate, curstate, cur_latency);
2081
6f5ddd17
VS		 2082 result->enable = true;
2083}
2084
801bcfff 2085static uint32_t
532f7a7f 2086hsw_compute_linetime_wm(const struct intel_crtc_state *cstate)
1f8eeabf 2087{
532f7a7f
VS		 2088 const struct intel_atomic_state *intel_state =
2089 to_intel_atomic_state(cstate->base.state);
ee91a159
MR		 2090 const struct drm_display_mode *adjusted_mode =
2091 &cstate->base.adjusted_mode;
85a02deb 2092 u32 linetime, ips_linetime;
1f8eeabf 2093
ee91a159
MR		 2094 if (!cstate->base.active)
2095 return 0;
2096 if (WARN_ON(adjusted_mode->crtc_clock == 0))
2097 return 0;
532f7a7f 2098 if (WARN_ON(intel_state->cdclk == 0))
801bcfff 2099 return 0;
1011d8c4 2100
1f8eeabf
ED		 2101 /* The WM are computed with base on how long it takes to fill a single
2102 * row at the given clock rate, multiplied by 8.
2103 * */
124abe07
VS		 2104 linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
2105 adjusted_mode->crtc_clock);
2106 ips_linetime = DIV_ROUND_CLOSEST(adjusted_mode->crtc_htotal * 1000 * 8,
532f7a7f 2107 intel_state->cdclk);
1f8eeabf 2108
801bcfff
PZ		 2109 return PIPE_WM_LINETIME_IPS_LINETIME(ips_linetime) |
2110 PIPE_WM_LINETIME_TIME(linetime);
1f8eeabf
ED		 2111}
2112
bb726519
VS		 2113static void intel_read_wm_latency(struct drm_i915_private *dev_priv,
2114 uint16_t wm[8])
12b134df 2115{
5db94019 2116 if (IS_GEN9(dev_priv)) {
2af30a5c 2117 uint32_t val;
4f947386 2118 int ret, i;
5db94019 2119 int level, max_level = ilk_wm_max_level(dev_priv);
2af30a5c
PB		 2120
2121 /* read the first set of memory latencies[0:3] */
2122 val = 0; /* data0 to be programmed to 0 for first set */
2123 mutex_lock(&dev_priv->rps.hw_lock);
2124 ret = sandybridge_pcode_read(dev_priv,
2125 GEN9_PCODE_READ_MEM_LATENCY,
2126 &val);
2127 mutex_unlock(&dev_priv->rps.hw_lock);
2128
2129 if (ret) {
2130 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2131 return;
2132 }
2133
2134 wm[0] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2135 wm[1] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2136 GEN9_MEM_LATENCY_LEVEL_MASK;
2137 wm[2] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2138 GEN9_MEM_LATENCY_LEVEL_MASK;
2139 wm[3] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2140 GEN9_MEM_LATENCY_LEVEL_MASK;
2141
2142 /* read the second set of memory latencies[4:7] */
2143 val = 1; /* data0 to be programmed to 1 for second set */
2144 mutex_lock(&dev_priv->rps.hw_lock);
2145 ret = sandybridge_pcode_read(dev_priv,
2146 GEN9_PCODE_READ_MEM_LATENCY,
2147 &val);
2148 mutex_unlock(&dev_priv->rps.hw_lock);
2149 if (ret) {
2150 DRM_ERROR("SKL Mailbox read error = %d\n", ret);
2151 return;
2152 }
2153
2154 wm[4] = val & GEN9_MEM_LATENCY_LEVEL_MASK;
2155 wm[5] = (val >> GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT) &
2156 GEN9_MEM_LATENCY_LEVEL_MASK;
2157 wm[6] = (val >> GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT) &
2158 GEN9_MEM_LATENCY_LEVEL_MASK;
2159 wm[7] = (val >> GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT) &
2160 GEN9_MEM_LATENCY_LEVEL_MASK;
2161
0727e40a
PZ		 2162 /*
2163 * If a level n (n > 1) has a 0us latency, all levels m (m >= n)
2164 * need to be disabled. We make sure to sanitize the values out
2165 * of the punit to satisfy this requirement.
2166 */
2167 for (level = 1; level <= max_level; level++) {
2168 if (wm[level] == 0) {
2169 for (i = level + 1; i <= max_level; i++)
2170 wm[i] = 0;
2171 break;
2172 }
2173 }
2174
367294be 2175 /*
6f97235b
DL		 2176 * WaWmMemoryReadLatency:skl
2177 *
367294be 2178 * punit doesn't take into account the read latency so we need
0727e40a
PZ		 2179 * to add 2us to the various latency levels we retrieve from the
2180 * punit when level 0 response data us 0us.
367294be 2181 */
0727e40a
PZ		 2182 if (wm[0] == 0) {
2183 wm[0] += 2;
2184 for (level = 1; level <= max_level; level++) {
2185 if (wm[level] == 0)
2186 break;
367294be 2187 wm[level] += 2;
4f947386 2188 }
0727e40a
PZ		 2189 }
2190
8652744b 2191 } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) {
12b134df
VS		 2192 uint64_t sskpd = I915_READ64(MCH_SSKPD);
2193
2194 wm[0] = (sskpd >> 56) & 0xFF;
2195 if (wm[0] == 0)
2196 wm[0] = sskpd & 0xF;
e5d5019e
VS		 2197 wm[1] = (sskpd >> 4) & 0xFF;
2198 wm[2] = (sskpd >> 12) & 0xFF;
2199 wm[3] = (sskpd >> 20) & 0x1FF;
2200 wm[4] = (sskpd >> 32) & 0x1FF;
bb726519 2201 } else if (INTEL_GEN(dev_priv) >= 6) {
63cf9a13
VS		 2202 uint32_t sskpd = I915_READ(MCH_SSKPD);
2203
2204 wm[0] = (sskpd >> SSKPD_WM0_SHIFT) & SSKPD_WM_MASK;
2205 wm[1] = (sskpd >> SSKPD_WM1_SHIFT) & SSKPD_WM_MASK;
2206 wm[2] = (sskpd >> SSKPD_WM2_SHIFT) & SSKPD_WM_MASK;
2207 wm[3] = (sskpd >> SSKPD_WM3_SHIFT) & SSKPD_WM_MASK;
bb726519 2208 } else if (INTEL_GEN(dev_priv) >= 5) {
3a88d0ac
VS		 2209 uint32_t mltr = I915_READ(MLTR_ILK);
2210
2211 /* ILK primary LP0 latency is 700 ns */
2212 wm[0] = 7;
2213 wm[1] = (mltr >> MLTR_WM1_SHIFT) & ILK_SRLT_MASK;
2214 wm[2] = (mltr >> MLTR_WM2_SHIFT) & ILK_SRLT_MASK;
12b134df
VS		 2215 }
2216}
2217
5db94019
TU		 2218static void intel_fixup_spr_wm_latency(struct drm_i915_private *dev_priv,
2219 uint16_t wm[5])
53615a5e
VS		 2220{
2221 /* ILK sprite LP0 latency is 1300 ns */
5db94019 2222 if (IS_GEN5(dev_priv))
53615a5e
VS		 2223 wm[0] = 13;
2224}
2225
fd6b8f43
TU		 2226static void intel_fixup_cur_wm_latency(struct drm_i915_private *dev_priv,
2227 uint16_t wm[5])
53615a5e
VS		 2228{
2229 /* ILK cursor LP0 latency is 1300 ns */
fd6b8f43 2230 if (IS_GEN5(dev_priv))
53615a5e
VS		 2231 wm[0] = 13;
2232
2233 /* WaDoubleCursorLP3Latency:ivb */
fd6b8f43 2234 if (IS_IVYBRIDGE(dev_priv))
53615a5e
VS		 2235 wm[3] *= 2;
2236}
2237
5db94019 2238int ilk_wm_max_level(const struct drm_i915_private *dev_priv)
26ec971e 2239{
26ec971e 2240 /* how many WM levels are we expecting */
8652744b 2241 if (INTEL_GEN(dev_priv) >= 9)
2af30a5c 2242 return 7;
8652744b 2243 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
ad0d6dc4 2244 return 4;
8652744b 2245 else if (INTEL_GEN(dev_priv) >= 6)
ad0d6dc4 2246 return 3;
26ec971e 2247 else
ad0d6dc4
VS		 2248 return 2;
2249}
7526ed79 2250
5db94019 2251static void intel_print_wm_latency(struct drm_i915_private *dev_priv,
ad0d6dc4 2252 const char *name,
2af30a5c 2253 const uint16_t wm[8])
ad0d6dc4 2254{
5db94019 2255 int level, max_level = ilk_wm_max_level(dev_priv);
26ec971e
VS		 2256
2257 for (level = 0; level <= max_level; level++) {
2258 unsigned int latency = wm[level];
2259
2260 if (latency == 0) {
2261 DRM_ERROR("%s WM%d latency not provided\n",
2262 name, level);
2263 continue;
2264 }
2265
2af30a5c
PB		 2266 /*
2267 * - latencies are in us on gen9.
2268 * - before then, WM1+ latency values are in 0.5us units
2269 */
5db94019 2270 if (IS_GEN9(dev_priv))
2af30a5c
PB		 2271 latency *= 10;
2272 else if (level > 0)
26ec971e
VS		 2273 latency *= 5;
2274
2275 DRM_DEBUG_KMS("%s WM%d latency %u (%u.%u usec)\n",
2276 name, level, wm[level],
2277 latency / 10, latency % 10);
2278 }
2279}
2280
e95a2f75
VS		 2281static bool ilk_increase_wm_latency(struct drm_i915_private *dev_priv,
2282 uint16_t wm[5], uint16_t min)
2283{
5db94019 2284 int level, max_level = ilk_wm_max_level(dev_priv);
e95a2f75
VS		 2285
2286 if (wm[0] >= min)
2287 return false;
2288
2289 wm[0] = max(wm[0], min);
2290 for (level = 1; level <= max_level; level++)
2291 wm[level] = max_t(uint16_t, wm[level], DIV_ROUND_UP(min, 5));
2292
2293 return true;
2294}
2295
bb726519 2296static void snb_wm_latency_quirk(struct drm_i915_private *dev_priv)
e95a2f75 2297{
e95a2f75
VS		 2298 bool changed;
2299
2300 /*
2301 * The BIOS provided WM memory latency values are often
2302 * inadequate for high resolution displays. Adjust them.
2303 */
2304 changed = ilk_increase_wm_latency(dev_priv, dev_priv->wm.pri_latency, 12) |
2305 ilk_increase_wm_latency(dev_priv, dev_priv->wm.spr_latency, 12) |
2306 ilk_increase_wm_latency(dev_priv, dev_priv->wm.cur_latency, 12);
2307
2308 if (!changed)
2309 return;
2310
2311 DRM_DEBUG_KMS("WM latency values increased to avoid potential underruns\n");
5db94019
TU		 2312 intel_print_wm_latency(dev_priv, "Primary", dev_priv->wm.pri_latency);
2313 intel_print_wm_latency(dev_priv, "Sprite", dev_priv->wm.spr_latency);
2314 intel_print_wm_latency(dev_priv, "Cursor", dev_priv->wm.cur_latency);
e95a2f75
VS		 2315}
2316
bb726519 2317static void ilk_setup_wm_latency(struct drm_i915_private *dev_priv)
53615a5e 2318{
bb726519 2319 intel_read_wm_latency(dev_priv, dev_priv->wm.pri_latency);
53615a5e
VS		 2320
2321 memcpy(dev_priv->wm.spr_latency, dev_priv->wm.pri_latency,
2322 sizeof(dev_priv->wm.pri_latency));
2323 memcpy(dev_priv->wm.cur_latency, dev_priv->wm.pri_latency,
2324 sizeof(dev_priv->wm.pri_latency));
2325
5db94019 2326 intel_fixup_spr_wm_latency(dev_priv, dev_priv->wm.spr_latency);
fd6b8f43 2327 intel_fixup_cur_wm_latency(dev_priv, dev_priv->wm.cur_latency);
26ec971e 2328
5db94019
TU		 2329 intel_print_wm_latency(dev_priv, "Primary", dev_priv->wm.pri_latency);
2330 intel_print_wm_latency(dev_priv, "Sprite", dev_priv->wm.spr_latency);
2331 intel_print_wm_latency(dev_priv, "Cursor", dev_priv->wm.cur_latency);
e95a2f75 2332
5db94019 2333 if (IS_GEN6(dev_priv))
bb726519 2334 snb_wm_latency_quirk(dev_priv);
53615a5e
VS		 2335}
2336
bb726519 2337static void skl_setup_wm_latency(struct drm_i915_private *dev_priv)
2af30a5c 2338{
bb726519 2339 intel_read_wm_latency(dev_priv, dev_priv->wm.skl_latency);
5db94019 2340 intel_print_wm_latency(dev_priv, "Gen9 Plane", dev_priv->wm.skl_latency);
2af30a5c
PB		 2341}
2342
ed4a6a7c
MR		 2343static bool ilk_validate_pipe_wm(struct drm_device *dev,
2344 struct intel_pipe_wm *pipe_wm)
2345{
2346 /* LP0 watermark maximums depend on this pipe alone */
2347 const struct intel_wm_config config = {
2348 .num_pipes_active = 1,
2349 .sprites_enabled = pipe_wm->sprites_enabled,
2350 .sprites_scaled = pipe_wm->sprites_scaled,
2351 };
2352 struct ilk_wm_maximums max;
2353
2354 /* LP0 watermarks always use 1/2 DDB partitioning */
2355 ilk_compute_wm_maximums(dev, 0, &config, INTEL_DDB_PART_1_2, &max);
2356
2357 /* At least LP0 must be valid */
2358 if (!ilk_validate_wm_level(0, &max, &pipe_wm->wm[0])) {
2359 DRM_DEBUG_KMS("LP0 watermark invalid\n");
2360 return false;
2361 }
2362
2363 return true;
2364}
2365
0b2ae6d7 2366/* Compute new watermarks for the pipe */
e3bddded 2367static int ilk_compute_pipe_wm(struct intel_crtc_state *cstate)
0b2ae6d7 2368{
e3bddded
ML		 2369 struct drm_atomic_state *state = cstate->base.state;
2370 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
86c8bbbe 2371 struct intel_pipe_wm *pipe_wm;
e3bddded 2372 struct drm_device *dev = state->dev;
fac5e23e 2373 const struct drm_i915_private *dev_priv = to_i915(dev);
43d59eda 2374 struct intel_plane *intel_plane;
86c8bbbe 2375 struct intel_plane_state *pristate = NULL;
43d59eda 2376 struct intel_plane_state *sprstate = NULL;
86c8bbbe 2377 struct intel_plane_state *curstate = NULL;
5db94019 2378 int level, max_level = ilk_wm_max_level(dev_priv), usable_level;
820c1980 2379 struct ilk_wm_maximums max;
0b2ae6d7 2380
e8f1f02e 2381 pipe_wm = &cstate->wm.ilk.optimal;
86c8bbbe 2382
43d59eda 2383 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
e3bddded
ML		 2384 struct intel_plane_state *ps;
2385
2386 ps = intel_atomic_get_existing_plane_state(state,
2387 intel_plane);
2388 if (!ps)
2389 continue;
86c8bbbe
MR		 2390
2391 if (intel_plane->base.type == DRM_PLANE_TYPE_PRIMARY)
e3bddded 2392 pristate = ps;
86c8bbbe 2393 else if (intel_plane->base.type == DRM_PLANE_TYPE_OVERLAY)
e3bddded 2394 sprstate = ps;
86c8bbbe 2395 else if (intel_plane->base.type == DRM_PLANE_TYPE_CURSOR)
e3bddded 2396 curstate = ps;
43d59eda
MR		 2397 }
2398
ed4a6a7c 2399 pipe_wm->pipe_enabled = cstate->base.active;
e3bddded 2400 if (sprstate) {
936e71e3
VS		 2401 pipe_wm->sprites_enabled = sprstate->base.visible;
2402 pipe_wm->sprites_scaled = sprstate->base.visible &&
2403 (drm_rect_width(&sprstate->base.dst) != drm_rect_width(&sprstate->base.src) >> 16 ||
2404 drm_rect_height(&sprstate->base.dst) != drm_rect_height(&sprstate->base.src) >> 16);
e3bddded
ML		 2405 }
2406
d81f04c5
ML		 2407 usable_level = max_level;
2408
7b39a0b7 2409 /* ILK/SNB: LP2+ watermarks only w/o sprites */
175fded1 2410 if (INTEL_GEN(dev_priv) <= 6 && pipe_wm->sprites_enabled)
d81f04c5 2411 usable_level = 1;
7b39a0b7
VS		 2412
2413 /* ILK/SNB/IVB: LP1+ watermarks only w/o scaling */
ed4a6a7c 2414 if (pipe_wm->sprites_scaled)
d81f04c5 2415 usable_level = 0;
7b39a0b7 2416
86c8bbbe 2417 ilk_compute_wm_level(dev_priv, intel_crtc, 0, cstate,
71f0a626
ML		 2418 pristate, sprstate, curstate, &pipe_wm->raw_wm[0]);
2419
2420 memset(&pipe_wm->wm, 0, sizeof(pipe_wm->wm));
2421 pipe_wm->wm[0] = pipe_wm->raw_wm[0];
0b2ae6d7 2422
8652744b 2423 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
532f7a7f 2424 pipe_wm->linetime = hsw_compute_linetime_wm(cstate);
0b2ae6d7 2425
ed4a6a7c 2426 if (!ilk_validate_pipe_wm(dev, pipe_wm))
1a426d61 2427 return -EINVAL;
a3cb4048 2428
175fded1 2429 ilk_compute_wm_reg_maximums(dev_priv, 1, &max);
a3cb4048
VS		 2430
2431 for (level = 1; level <= max_level; level++) {
71f0a626 2432 struct intel_wm_level *wm = &pipe_wm->raw_wm[level];
a3cb4048 2433
86c8bbbe 2434 ilk_compute_wm_level(dev_priv, intel_crtc, level, cstate,
d81f04c5 2435 pristate, sprstate, curstate, wm);
a3cb4048
VS		 2436
2437 /*
2438 * Disable any watermark level that exceeds the
2439 * register maximums since such watermarks are
2440 * always invalid.
2441 */
71f0a626
ML		 2442 if (level > usable_level)
2443 continue;
2444
2445 if (ilk_validate_wm_level(level, &max, wm))
2446 pipe_wm->wm[level] = *wm;
2447 else
d81f04c5 2448 usable_level = level;
a3cb4048
VS		 2449 }
2450
86c8bbbe 2451 return 0;
0b2ae6d7
VS		 2452}
2453
ed4a6a7c
MR		 2454/*
2455 * Build a set of 'intermediate' watermark values that satisfy both the old
2456 * state and the new state. These can be programmed to the hardware
2457 * immediately.
2458 */
2459static int ilk_compute_intermediate_wm(struct drm_device *dev,
2460 struct intel_crtc *intel_crtc,
2461 struct intel_crtc_state *newstate)
2462{
e8f1f02e 2463 struct intel_pipe_wm *a = &newstate->wm.ilk.intermediate;
ed4a6a7c 2464 struct intel_pipe_wm *b = &intel_crtc->wm.active.ilk;
5db94019 2465 int level, max_level = ilk_wm_max_level(to_i915(dev));
ed4a6a7c
MR		 2466
2467 /*
2468 * Start with the final, target watermarks, then combine with the
2469 * currently active watermarks to get values that are safe both before
2470 * and after the vblank.
2471 */
e8f1f02e 2472 *a = newstate->wm.ilk.optimal;
ed4a6a7c
MR		 2473 a->pipe_enabled |= b->pipe_enabled;
2474 a->sprites_enabled |= b->sprites_enabled;
2475 a->sprites_scaled |= b->sprites_scaled;
2476
2477 for (level = 0; level <= max_level; level++) {
2478 struct intel_wm_level *a_wm = &a->wm[level];
2479 const struct intel_wm_level *b_wm = &b->wm[level];
2480
2481 a_wm->enable &= b_wm->enable;
2482 a_wm->pri_val = max(a_wm->pri_val, b_wm->pri_val);
2483 a_wm->spr_val = max(a_wm->spr_val, b_wm->spr_val);
2484 a_wm->cur_val = max(a_wm->cur_val, b_wm->cur_val);
2485 a_wm->fbc_val = max(a_wm->fbc_val, b_wm->fbc_val);
2486 }
2487
2488 /*
2489 * We need to make sure that these merged watermark values are
2490 * actually a valid configuration themselves. If they're not,
2491 * there's no safe way to transition from the old state to
2492 * the new state, so we need to fail the atomic transaction.
2493 */
2494 if (!ilk_validate_pipe_wm(dev, a))
2495 return -EINVAL;
2496
2497 /*
2498 * If our intermediate WM are identical to the final WM, then we can
2499 * omit the post-vblank programming; only update if it's different.
2500 */
e8f1f02e 2501 if (memcmp(a, &newstate->wm.ilk.optimal, sizeof(*a)) == 0)
ed4a6a7c
MR		 2502 newstate->wm.need_postvbl_update = false;
2503
2504 return 0;
2505}
2506
0b2ae6d7
VS		 2507/*
2508 * Merge the watermarks from all active pipes for a specific level.
2509 */
2510static void ilk_merge_wm_level(struct drm_device *dev,
2511 int level,
2512 struct intel_wm_level *ret_wm)
2513{
2514 const struct intel_crtc *intel_crtc;
2515
d52fea5b
VS		 2516 ret_wm->enable = true;
2517
d3fcc808 2518 for_each_intel_crtc(dev, intel_crtc) {
ed4a6a7c 2519 const struct intel_pipe_wm *active = &intel_crtc->wm.active.ilk;
fe392efd
VS		 2520 const struct intel_wm_level *wm = &active->wm[level];
2521
2522 if (!active->pipe_enabled)
2523 continue;
0b2ae6d7 2524
d52fea5b
VS		 2525 /*
2526 * The watermark values may have been used in the past,
2527 * so we must maintain them in the registers for some
2528 * time even if the level is now disabled.
2529 */
0b2ae6d7 2530 if (!wm->enable)
d52fea5b 2531 ret_wm->enable = false;
0b2ae6d7
VS		 2532
2533 ret_wm->pri_val = max(ret_wm->pri_val, wm->pri_val);
2534 ret_wm->spr_val = max(ret_wm->spr_val, wm->spr_val);
2535 ret_wm->cur_val = max(ret_wm->cur_val, wm->cur_val);
2536 ret_wm->fbc_val = max(ret_wm->fbc_val, wm->fbc_val);
2537 }
0b2ae6d7
VS		 2538}
2539
2540/*
2541 * Merge all low power watermarks for all active pipes.
2542 */
2543static void ilk_wm_merge(struct drm_device *dev,
0ba22e26 2544 const struct intel_wm_config *config,
820c1980 2545 const struct ilk_wm_maximums *max,
0b2ae6d7
VS		 2546 struct intel_pipe_wm *merged)
2547{
fac5e23e 2548 struct drm_i915_private *dev_priv = to_i915(dev);
5db94019 2549 int level, max_level = ilk_wm_max_level(dev_priv);
d52fea5b 2550 int last_enabled_level = max_level;
0b2ae6d7 2551
0ba22e26 2552 /* ILK/SNB/IVB: LP1+ watermarks only w/ single pipe */
fd6b8f43 2553 if ((INTEL_GEN(dev_priv) <= 6 || IS_IVYBRIDGE(dev_priv)) &&
0ba22e26 2554 config->num_pipes_active > 1)
1204d5ba 2555 last_enabled_level = 0;
0ba22e26 2556
6c8b6c28 2557 /* ILK: FBC WM must be disabled always */
175fded1 2558 merged->fbc_wm_enabled = INTEL_GEN(dev_priv) >= 6;
0b2ae6d7
VS		 2559
2560 /* merge each WM1+ level */
2561 for (level = 1; level <= max_level; level++) {
2562 struct intel_wm_level *wm = &merged->wm[level];
2563
2564 ilk_merge_wm_level(dev, level, wm);
2565
d52fea5b
VS		 2566 if (level > last_enabled_level)
2567 wm->enable = false;
2568 else if (!ilk_validate_wm_level(level, max, wm))
2569 /* make sure all following levels get disabled */
2570 last_enabled_level = level - 1;
0b2ae6d7
VS		 2571
2572 /*
2573 * The spec says it is preferred to disable
2574 * FBC WMs instead of disabling a WM level.
2575 */
2576 if (wm->fbc_val > max->fbc) {
d52fea5b
VS		 2577 if (wm->enable)
2578 merged->fbc_wm_enabled = false;
0b2ae6d7
VS		 2579 wm->fbc_val = 0;
2580 }
2581 }
6c8b6c28
VS		 2582
2583 /* ILK: LP2+ must be disabled when FBC WM is disabled but FBC enabled */
2584 /*
2585 * FIXME this is racy. FBC might get enabled later.
2586 * What we should check here is whether FBC can be
2587 * enabled sometime later.
2588 */
5db94019 2589 if (IS_GEN5(dev_priv) && !merged->fbc_wm_enabled &&
0e631adc 2590 intel_fbc_is_active(dev_priv)) {
6c8b6c28
VS		 2591 for (level = 2; level <= max_level; level++) {
2592 struct intel_wm_level *wm = &merged->wm[level];
2593
2594 wm->enable = false;
2595 }
2596 }
0b2ae6d7
VS		 2597}
2598
b380ca3c
VS		 2599static int ilk_wm_lp_to_level(int wm_lp, const struct intel_pipe_wm *pipe_wm)
2600{
2601 /* LP1,LP2,LP3 levels are either 1,2,3 or 1,3,4 */
2602 return wm_lp + (wm_lp >= 2 && pipe_wm->wm[4].enable);
2603}
2604
a68d68ee
VS		 2605/* The value we need to program into the WM_LPx latency field */
2606static unsigned int ilk_wm_lp_latency(struct drm_device *dev, int level)
2607{
fac5e23e 2608 struct drm_i915_private *dev_priv = to_i915(dev);
a68d68ee 2609
8652744b 2610 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
a68d68ee
VS		 2611 return 2 * level;
2612 else
2613 return dev_priv->wm.pri_latency[level];
2614}
2615
820c1980 2616static void ilk_compute_wm_results(struct drm_device *dev,
0362c781 2617 const struct intel_pipe_wm *merged,
609cedef 2618 enum intel_ddb_partitioning partitioning,
820c1980 2619 struct ilk_wm_values *results)
801bcfff 2620{
175fded1 2621 struct drm_i915_private *dev_priv = to_i915(dev);
0b2ae6d7
VS		 2622 struct intel_crtc *intel_crtc;
2623 int level, wm_lp;
cca32e9a 2624
0362c781 2625 results->enable_fbc_wm = merged->fbc_wm_enabled;
609cedef 2626 results->partitioning = partitioning;
cca32e9a 2627
0b2ae6d7 2628 /* LP1+ register values */
cca32e9a 2629 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
1fd527cc 2630 const struct intel_wm_level *r;
801bcfff 2631
b380ca3c 2632 level = ilk_wm_lp_to_level(wm_lp, merged);
0b2ae6d7 2633
0362c781 2634 r = &merged->wm[level];
cca32e9a 2635
d52fea5b
VS		 2636 /*
2637 * Maintain the watermark values even if the level is
2638 * disabled. Doing otherwise could cause underruns.
2639 */
2640 results->wm_lp[wm_lp - 1] =
a68d68ee 2641 (ilk_wm_lp_latency(dev, level) << WM1_LP_LATENCY_SHIFT) |
416f4727
VS		 2642 (r->pri_val << WM1_LP_SR_SHIFT) |
2643 r->cur_val;
2644
d52fea5b
VS		 2645 if (r->enable)
2646 results->wm_lp[wm_lp - 1] |= WM1_LP_SR_EN;
2647
175fded1 2648 if (INTEL_GEN(dev_priv) >= 8)
416f4727
VS		 2649 results->wm_lp[wm_lp - 1] |=
2650 r->fbc_val << WM1_LP_FBC_SHIFT_BDW;
2651 else
2652 results->wm_lp[wm_lp - 1] |=
2653 r->fbc_val << WM1_LP_FBC_SHIFT;
2654
d52fea5b
VS		 2655 /*
2656 * Always set WM1S_LP_EN when spr_val != 0, even if the
2657 * level is disabled. Doing otherwise could cause underruns.
2658 */
175fded1 2659 if (INTEL_GEN(dev_priv) <= 6 && r->spr_val) {
6cef2b8a
VS		 2660 WARN_ON(wm_lp != 1);
2661 results->wm_lp_spr[wm_lp - 1] = WM1S_LP_EN | r->spr_val;
2662 } else
2663 results->wm_lp_spr[wm_lp - 1] = r->spr_val;
cca32e9a 2664 }
801bcfff 2665
0b2ae6d7 2666 /* LP0 register values */
d3fcc808 2667 for_each_intel_crtc(dev, intel_crtc) {
0b2ae6d7 2668 enum pipe pipe = intel_crtc->pipe;
ed4a6a7c
MR		 2669 const struct intel_wm_level *r =
2670 &intel_crtc->wm.active.ilk.wm[0];
0b2ae6d7
VS		 2671
2672 if (WARN_ON(!r->enable))
2673 continue;
2674
ed4a6a7c 2675 results->wm_linetime[pipe] = intel_crtc->wm.active.ilk.linetime;
1011d8c4 2676
0b2ae6d7
VS		 2677 results->wm_pipe[pipe] =
2678 (r->pri_val << WM0_PIPE_PLANE_SHIFT) |
2679 (r->spr_val << WM0_PIPE_SPRITE_SHIFT) |
2680 r->cur_val;
801bcfff
PZ		 2681 }
2682}
2683
861f3389
PZ		 2684/* Find the result with the highest level enabled. Check for enable_fbc_wm in
2685 * case both are at the same level. Prefer r1 in case they're the same. */
820c1980 2686static struct intel_pipe_wm *ilk_find_best_result(struct drm_device *dev,
198a1e9b
VS		 2687 struct intel_pipe_wm *r1,
2688 struct intel_pipe_wm *r2)
861f3389 2689{
5db94019 2690 int level, max_level = ilk_wm_max_level(to_i915(dev));
198a1e9b 2691 int level1 = 0, level2 = 0;
861f3389 2692
198a1e9b
VS		 2693 for (level = 1; level <= max_level; level++) {
2694 if (r1->wm[level].enable)
2695 level1 = level;
2696 if (r2->wm[level].enable)
2697 level2 = level;
861f3389
PZ		 2698 }
2699
198a1e9b
VS		 2700 if (level1 == level2) {
2701 if (r2->fbc_wm_enabled && !r1->fbc_wm_enabled)
861f3389
PZ		 2702 return r2;
2703 else
2704 return r1;
198a1e9b 2705 } else if (level1 > level2) {
861f3389
PZ		 2706 return r1;
2707 } else {
2708 return r2;
2709 }
2710}
2711
49a687c4
VS		 2712/* dirty bits used to track which watermarks need changes */
2713#define WM_DIRTY_PIPE(pipe) (1 << (pipe))
2714#define WM_DIRTY_LINETIME(pipe) (1 << (8 + (pipe)))
2715#define WM_DIRTY_LP(wm_lp) (1 << (15 + (wm_lp)))
2716#define WM_DIRTY_LP_ALL (WM_DIRTY_LP(1) | WM_DIRTY_LP(2) | WM_DIRTY_LP(3))
2717#define WM_DIRTY_FBC (1 << 24)
2718#define WM_DIRTY_DDB (1 << 25)
2719
055e393f 2720static unsigned int ilk_compute_wm_dirty(struct drm_i915_private *dev_priv,
820c1980
ID		 2721 const struct ilk_wm_values *old,
2722 const struct ilk_wm_values *new)
49a687c4
VS		 2723{
2724 unsigned int dirty = 0;
2725 enum pipe pipe;
2726 int wm_lp;
2727
055e393f 2728 for_each_pipe(dev_priv, pipe) {
49a687c4
VS		 2729 if (old->wm_linetime[pipe] != new->wm_linetime[pipe]) {
2730 dirty |= WM_DIRTY_LINETIME(pipe);
2731 /* Must disable LP1+ watermarks too */
2732 dirty |= WM_DIRTY_LP_ALL;
2733 }
2734
2735 if (old->wm_pipe[pipe] != new->wm_pipe[pipe]) {
2736 dirty |= WM_DIRTY_PIPE(pipe);
2737 /* Must disable LP1+ watermarks too */
2738 dirty |= WM_DIRTY_LP_ALL;
2739 }
2740 }
2741
2742 if (old->enable_fbc_wm != new->enable_fbc_wm) {
2743 dirty |= WM_DIRTY_FBC;
2744 /* Must disable LP1+ watermarks too */
2745 dirty |= WM_DIRTY_LP_ALL;
2746 }
2747
2748 if (old->partitioning != new->partitioning) {
2749 dirty |= WM_DIRTY_DDB;
2750 /* Must disable LP1+ watermarks too */
2751 dirty |= WM_DIRTY_LP_ALL;
2752 }
2753
2754 /* LP1+ watermarks already deemed dirty, no need to continue */
2755 if (dirty & WM_DIRTY_LP_ALL)
2756 return dirty;
2757
2758 /* Find the lowest numbered LP1+ watermark in need of an update... */
2759 for (wm_lp = 1; wm_lp <= 3; wm_lp++) {
2760 if (old->wm_lp[wm_lp - 1] != new->wm_lp[wm_lp - 1] ||
2761 old->wm_lp_spr[wm_lp - 1] != new->wm_lp_spr[wm_lp - 1])
2762 break;
2763 }
2764
2765 /* ...and mark it and all higher numbered LP1+ watermarks as dirty */
2766 for (; wm_lp <= 3; wm_lp++)
2767 dirty |= WM_DIRTY_LP(wm_lp);
2768
2769 return dirty;
2770}
2771
8553c18e
VS		 2772static bool _ilk_disable_lp_wm(struct drm_i915_private *dev_priv,
2773 unsigned int dirty)
801bcfff 2774{
820c1980 2775 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e 2776 bool changed = false;
801bcfff 2777
facd619b
VS		 2778 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] & WM1_LP_SR_EN) {
2779 previous->wm_lp[2] &= ~WM1_LP_SR_EN;
2780 I915_WRITE(WM3_LP_ILK, previous->wm_lp[2]);
8553c18e 2781 changed = true;
facd619b
VS		 2782 }
2783 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] & WM1_LP_SR_EN) {
2784 previous->wm_lp[1] &= ~WM1_LP_SR_EN;
2785 I915_WRITE(WM2_LP_ILK, previous->wm_lp[1]);
8553c18e 2786 changed = true;
facd619b
VS		 2787 }
2788 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] & WM1_LP_SR_EN) {
2789 previous->wm_lp[0] &= ~WM1_LP_SR_EN;
2790 I915_WRITE(WM1_LP_ILK, previous->wm_lp[0]);
8553c18e 2791 changed = true;
facd619b 2792 }
801bcfff 2793
facd619b
VS		 2794 /*
2795 * Don't touch WM1S_LP_EN here.
2796 * Doing so could cause underruns.
2797 */
6cef2b8a 2798
8553c18e
VS		 2799 return changed;
2800}
2801
2802/*
2803 * The spec says we shouldn't write when we don't need, because every write
2804 * causes WMs to be re-evaluated, expending some power.
2805 */
820c1980
ID		 2806static void ilk_write_wm_values(struct drm_i915_private *dev_priv,
2807 struct ilk_wm_values *results)
8553c18e 2808{
820c1980 2809 struct ilk_wm_values *previous = &dev_priv->wm.hw;
8553c18e
VS		 2810 unsigned int dirty;
2811 uint32_t val;
2812
055e393f 2813 dirty = ilk_compute_wm_dirty(dev_priv, previous, results);
8553c18e
VS		 2814 if (!dirty)
2815 return;
2816
2817 _ilk_disable_lp_wm(dev_priv, dirty);
2818
49a687c4 2819 if (dirty & WM_DIRTY_PIPE(PIPE_A))
801bcfff 2820 I915_WRITE(WM0_PIPEA_ILK, results->wm_pipe[0]);
49a687c4 2821 if (dirty & WM_DIRTY_PIPE(PIPE_B))
801bcfff 2822 I915_WRITE(WM0_PIPEB_ILK, results->wm_pipe[1]);
49a687c4 2823 if (dirty & WM_DIRTY_PIPE(PIPE_C))
801bcfff
PZ		 2824 I915_WRITE(WM0_PIPEC_IVB, results->wm_pipe[2]);
2825
49a687c4 2826 if (dirty & WM_DIRTY_LINETIME(PIPE_A))
801bcfff 2827 I915_WRITE(PIPE_WM_LINETIME(PIPE_A), results->wm_linetime[0]);
49a687c4 2828 if (dirty & WM_DIRTY_LINETIME(PIPE_B))
801bcfff 2829 I915_WRITE(PIPE_WM_LINETIME(PIPE_B), results->wm_linetime[1]);
49a687c4 2830 if (dirty & WM_DIRTY_LINETIME(PIPE_C))
801bcfff
PZ		 2831 I915_WRITE(PIPE_WM_LINETIME(PIPE_C), results->wm_linetime[2]);
2832
49a687c4 2833 if (dirty & WM_DIRTY_DDB) {
8652744b 2834 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) {
ac9545fd
VS		 2835 val = I915_READ(WM_MISC);
2836 if (results->partitioning == INTEL_DDB_PART_1_2)
2837 val &= ~WM_MISC_DATA_PARTITION_5_6;
2838 else
2839 val |= WM_MISC_DATA_PARTITION_5_6;
2840 I915_WRITE(WM_MISC, val);
2841 } else {
2842 val = I915_READ(DISP_ARB_CTL2);
2843 if (results->partitioning == INTEL_DDB_PART_1_2)
2844 val &= ~DISP_DATA_PARTITION_5_6;
2845 else
2846 val |= DISP_DATA_PARTITION_5_6;
2847 I915_WRITE(DISP_ARB_CTL2, val);
2848 }
1011d8c4
PZ		 2849 }
2850
49a687c4 2851 if (dirty & WM_DIRTY_FBC) {
cca32e9a
PZ		 2852 val = I915_READ(DISP_ARB_CTL);
2853 if (results->enable_fbc_wm)
2854 val &= ~DISP_FBC_WM_DIS;
2855 else
2856 val |= DISP_FBC_WM_DIS;
2857 I915_WRITE(DISP_ARB_CTL, val);
2858 }
2859
954911eb
ID		 2860 if (dirty & WM_DIRTY_LP(1) &&
2861 previous->wm_lp_spr[0] != results->wm_lp_spr[0])
2862 I915_WRITE(WM1S_LP_ILK, results->wm_lp_spr[0]);
2863
175fded1 2864 if (INTEL_GEN(dev_priv) >= 7) {
6cef2b8a
VS		 2865 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp_spr[1] != results->wm_lp_spr[1])
2866 I915_WRITE(WM2S_LP_IVB, results->wm_lp_spr[1]);
2867 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp_spr[2] != results->wm_lp_spr[2])
2868 I915_WRITE(WM3S_LP_IVB, results->wm_lp_spr[2]);
2869 }
801bcfff 2870
facd619b 2871 if (dirty & WM_DIRTY_LP(1) && previous->wm_lp[0] != results->wm_lp[0])
801bcfff 2872 I915_WRITE(WM1_LP_ILK, results->wm_lp[0]);
facd619b 2873 if (dirty & WM_DIRTY_LP(2) && previous->wm_lp[1] != results->wm_lp[1])
801bcfff 2874 I915_WRITE(WM2_LP_ILK, results->wm_lp[1]);
facd619b 2875 if (dirty & WM_DIRTY_LP(3) && previous->wm_lp[2] != results->wm_lp[2])
801bcfff 2876 I915_WRITE(WM3_LP_ILK, results->wm_lp[2]);
609cedef
VS		 2877
2878 dev_priv->wm.hw = *results;
801bcfff
PZ		 2879}
2880
ed4a6a7c 2881bool ilk_disable_lp_wm(struct drm_device *dev)
8553c18e 2882{
fac5e23e 2883 struct drm_i915_private *dev_priv = to_i915(dev);
8553c18e
VS		 2884
2885 return _ilk_disable_lp_wm(dev_priv, WM_DIRTY_LP_ALL);
2886}
2887
656d1b89 2888#define SKL_SAGV_BLOCK_TIME 30 /* µs */
b9cec075 2889
ee3d532f
PZ		 2890/*
2891 * FIXME: We still don't have the proper code detect if we need to apply the WA,
2892 * so assume we'll always need it in order to avoid underruns.
2893 */
2894static bool skl_needs_memory_bw_wa(struct intel_atomic_state *state)
2895{
2896 struct drm_i915_private *dev_priv = to_i915(state->base.dev);
2897
2898 if (IS_SKYLAKE(dev_priv) || IS_BROXTON(dev_priv) ||
2899 IS_KABYLAKE(dev_priv))
2900 return true;
2901
2902 return false;
2903}
2904
56feca91
PZ		 2905static bool
2906intel_has_sagv(struct drm_i915_private *dev_priv)
2907{
6e3100ec
PZ		 2908 if (IS_KABYLAKE(dev_priv))
2909 return true;
2910
2911 if (IS_SKYLAKE(dev_priv) &&
2912 dev_priv->sagv_status != I915_SAGV_NOT_CONTROLLED)
2913 return true;
2914
2915 return false;
56feca91
PZ		 2916}
2917
656d1b89
L		 2918/*
2919 * SAGV dynamically adjusts the system agent voltage and clock frequencies
2920 * depending on power and performance requirements. The display engine access
2921 * to system memory is blocked during the adjustment time. Because of the
2922 * blocking time, having this enabled can cause full system hangs and/or pipe
2923 * underruns if we don't meet all of the following requirements:
2924 *
2925 * - <= 1 pipe enabled
2926 * - All planes can enable watermarks for latencies >= SAGV engine block time
2927 * - We're not using an interlaced display configuration
2928 */
2929int
16dcdc4e 2930intel_enable_sagv(struct drm_i915_private *dev_priv)
656d1b89
L		 2931{
2932 int ret;
2933
56feca91
PZ		 2934 if (!intel_has_sagv(dev_priv))
2935 return 0;
2936
2937 if (dev_priv->sagv_status == I915_SAGV_ENABLED)
656d1b89
L		 2938 return 0;
2939
2940 DRM_DEBUG_KMS("Enabling the SAGV\n");
2941 mutex_lock(&dev_priv->rps.hw_lock);
2942
2943 ret = sandybridge_pcode_write(dev_priv, GEN9_PCODE_SAGV_CONTROL,
2944 GEN9_SAGV_ENABLE);
2945
2946 /* We don't need to wait for the SAGV when enabling */
2947 mutex_unlock(&dev_priv->rps.hw_lock);
2948
2949 /*
2950 * Some skl systems, pre-release machines in particular,
2951 * don't actually have an SAGV.
2952 */
6e3100ec 2953 if (IS_SKYLAKE(dev_priv) && ret == -ENXIO) {
656d1b89 2954 DRM_DEBUG_DRIVER("No SAGV found on system, ignoring\n");
16dcdc4e 2955 dev_priv->sagv_status = I915_SAGV_NOT_CONTROLLED;
656d1b89
L		 2956 return 0;
2957 } else if (ret < 0) {
2958 DRM_ERROR("Failed to enable the SAGV\n");
2959 return ret;
2960 }
2961
16dcdc4e 2962 dev_priv->sagv_status = I915_SAGV_ENABLED;
656d1b89
L		 2963 return 0;
2964}
2965
656d1b89 2966int
16dcdc4e 2967intel_disable_sagv(struct drm_i915_private *dev_priv)
656d1b89 2968{
b3b8e999 2969 int ret;
656d1b89 2970
56feca91
PZ		 2971 if (!intel_has_sagv(dev_priv))
2972 return 0;
2973
2974 if (dev_priv->sagv_status == I915_SAGV_DISABLED)
656d1b89
L		 2975 return 0;
2976
2977 DRM_DEBUG_KMS("Disabling the SAGV\n");
2978 mutex_lock(&dev_priv->rps.hw_lock);
2979
2980 /* bspec says to keep retrying for at least 1 ms */
b3b8e999
ID		 2981 ret = skl_pcode_request(dev_priv, GEN9_PCODE_SAGV_CONTROL,
2982 GEN9_SAGV_DISABLE,
2983 GEN9_SAGV_IS_DISABLED, GEN9_SAGV_IS_DISABLED,
2984 1);
656d1b89
L		 2985 mutex_unlock(&dev_priv->rps.hw_lock);
2986
656d1b89
L		 2987 /*
2988 * Some skl systems, pre-release machines in particular,
2989 * don't actually have an SAGV.
2990 */
b3b8e999 2991 if (IS_SKYLAKE(dev_priv) && ret == -ENXIO) {
656d1b89 2992 DRM_DEBUG_DRIVER("No SAGV found on system, ignoring\n");
16dcdc4e 2993 dev_priv->sagv_status = I915_SAGV_NOT_CONTROLLED;
656d1b89 2994 return 0;
b3b8e999
ID		 2995 } else if (ret < 0) {
2996 DRM_ERROR("Failed to disable the SAGV (%d)\n", ret);
2997 return ret;
656d1b89
L		 2998 }
2999
16dcdc4e 3000 dev_priv->sagv_status = I915_SAGV_DISABLED;
656d1b89
L		 3001 return 0;
3002}
3003
16dcdc4e 3004bool intel_can_enable_sagv(struct drm_atomic_state *state)
656d1b89
L		 3005{
3006 struct drm_device *dev = state->dev;
3007 struct drm_i915_private *dev_priv = to_i915(dev);
3008 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
ee3d532f
PZ		 3009 struct intel_crtc *crtc;
3010 struct intel_plane *plane;
d8c0fafc 3011 struct intel_crtc_state *cstate;
656d1b89 3012 enum pipe pipe;
d8c0fafc 3013 int level, latency;
656d1b89 3014
56feca91
PZ		 3015 if (!intel_has_sagv(dev_priv))
3016 return false;
3017
656d1b89
L		 3018 /*
3019 * SKL workaround: bspec recommends we disable the SAGV when we have
3020 * more then one pipe enabled
3021 *
3022 * If there are no active CRTCs, no additional checks need be performed
3023 */
3024 if (hweight32(intel_state->active_crtcs) == 0)
3025 return true;
3026 else if (hweight32(intel_state->active_crtcs) > 1)
3027 return false;
3028
3029 /* Since we're now guaranteed to only have one active CRTC... */
3030 pipe = ffs(intel_state->active_crtcs) - 1;
98187836 3031 crtc = intel_get_crtc_for_pipe(dev_priv, pipe);
d8c0fafc 3032 cstate = to_intel_crtc_state(crtc->base.state);
656d1b89 3033
c89cadd5 3034 if (crtc->base.state->adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
656d1b89
L		 3035 return false;
3036
ee3d532f 3037 for_each_intel_plane_on_crtc(dev, crtc, plane) {
d5cdfdf5
VS		 3038 struct skl_plane_wm *wm =
3039 &cstate->wm.skl.optimal.planes[plane->id];
ee3d532f 3040
656d1b89 3041 /* Skip this plane if it's not enabled */
d8c0fafc 3042 if (!wm->wm[0].plane_en)
656d1b89
L		 3043 continue;
3044
3045 /* Find the highest enabled wm level for this plane */
5db94019 3046 for (level = ilk_wm_max_level(dev_priv);
d8c0fafc 3047 !wm->wm[level].plane_en; --level)
656d1b89
L		 3048 { }
3049
ee3d532f
PZ		 3050 latency = dev_priv->wm.skl_latency[level];
3051
3052 if (skl_needs_memory_bw_wa(intel_state) &&
bae781b2 3053 plane->base.state->fb->modifier ==
ee3d532f
PZ		 3054 I915_FORMAT_MOD_X_TILED)
3055 latency += 15;
3056
656d1b89
L		 3057 /*
3058 * If any of the planes on this pipe don't enable wm levels
3059 * that incur memory latencies higher then 30µs we can't enable
3060 * the SAGV
3061 */
ee3d532f 3062 if (latency < SKL_SAGV_BLOCK_TIME)
656d1b89
L		 3063 return false;
3064 }
3065
3066 return true;
3067}
3068
b9cec075
DL		 3069static void
3070skl_ddb_get_pipe_allocation_limits(struct drm_device *dev,
024c9045 3071 const struct intel_crtc_state *cstate,
c107acfe
MR		 3072 struct skl_ddb_entry *alloc, /* out */
3073 int *num_active /* out */)
b9cec075 3074{
c107acfe
MR		 3075 struct drm_atomic_state *state = cstate->base.state;
3076 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
3077 struct drm_i915_private *dev_priv = to_i915(dev);
024c9045 3078 struct drm_crtc *for_crtc = cstate->base.crtc;
b9cec075
DL		 3079 unsigned int pipe_size, ddb_size;
3080 int nth_active_pipe;
c107acfe 3081
a6d3460e 3082 if (WARN_ON(!state) || !cstate->base.active) {
b9cec075
DL		 3083 alloc->start = 0;
3084 alloc->end = 0;
a6d3460e 3085 *num_active = hweight32(dev_priv->active_crtcs);
b9cec075
DL		 3086 return;
3087 }
3088
a6d3460e
MR		 3089 if (intel_state->active_pipe_changes)
3090 *num_active = hweight32(intel_state->active_crtcs);
3091 else
3092 *num_active = hweight32(dev_priv->active_crtcs);
3093
6f3fff60
D		 3094 ddb_size = INTEL_INFO(dev_priv)->ddb_size;
3095 WARN_ON(ddb_size == 0);
b9cec075
DL		 3096
3097 ddb_size -= 4; /* 4 blocks for bypass path allocation */
3098
c107acfe 3099 /*
a6d3460e
MR		 3100 * If the state doesn't change the active CRTC's, then there's
3101 * no need to recalculate; the existing pipe allocation limits
3102 * should remain unchanged. Note that we're safe from racing
3103 * commits since any racing commit that changes the active CRTC
3104 * list would need to grab _all_ crtc locks, including the one
3105 * we currently hold.
c107acfe 3106 */
a6d3460e 3107 if (!intel_state->active_pipe_changes) {
512b5527
ML		 3108 /*
3109 * alloc may be cleared by clear_intel_crtc_state,
3110 * copy from old state to be sure
3111 */
3112 *alloc = to_intel_crtc_state(for_crtc->state)->wm.skl.ddb;
a6d3460e 3113 return;
c107acfe 3114 }
a6d3460e
MR		 3115
3116 nth_active_pipe = hweight32(intel_state->active_crtcs &
3117 (drm_crtc_mask(for_crtc) - 1));
3118 pipe_size = ddb_size / hweight32(intel_state->active_crtcs);
3119 alloc->start = nth_active_pipe * ddb_size / *num_active;
3120 alloc->end = alloc->start + pipe_size;
b9cec075
DL		 3121}
3122
c107acfe 3123static unsigned int skl_cursor_allocation(int num_active)
b9cec075 3124{
c107acfe 3125 if (num_active == 1)
b9cec075
DL		 3126 return 32;
3127
3128 return 8;
3129}
3130
a269c583
DL		 3131static void skl_ddb_entry_init_from_hw(struct skl_ddb_entry *entry, u32 reg)
3132{
3133 entry->start = reg & 0x3ff;
3134 entry->end = (reg >> 16) & 0x3ff;
16160e3d
DL		 3135 if (entry->end)
3136 entry->end += 1;
a269c583
DL		 3137}
3138
08db6652
DL		 3139void skl_ddb_get_hw_state(struct drm_i915_private *dev_priv,
3140 struct skl_ddb_allocation *ddb /* out */)
a269c583 3141{
d5cdfdf5 3142 struct intel_crtc *crtc;
a269c583 3143
b10f1b20
ML		 3144 memset(ddb, 0, sizeof(*ddb));
3145
d5cdfdf5 3146 for_each_intel_crtc(&dev_priv->drm, crtc) {
4d800030 3147 enum intel_display_power_domain power_domain;
d5cdfdf5
VS		 3148 enum plane_id plane_id;
3149 enum pipe pipe = crtc->pipe;
4d800030
ID		 3150
3151 power_domain = POWER_DOMAIN_PIPE(pipe);
3152 if (!intel_display_power_get_if_enabled(dev_priv, power_domain))
b10f1b20
ML		 3153 continue;
3154
d5cdfdf5
VS		 3155 for_each_plane_id_on_crtc(crtc, plane_id) {
3156 u32 val;
3157
3158 if (plane_id != PLANE_CURSOR)
3159 val = I915_READ(PLANE_BUF_CFG(pipe, plane_id));
3160 else
3161 val = I915_READ(CUR_BUF_CFG(pipe));
a269c583 3162
d5cdfdf5
VS		 3163 skl_ddb_entry_init_from_hw(&ddb->plane[pipe][plane_id], val);
3164 }
4d800030
ID		 3165
3166 intel_display_power_put(dev_priv, power_domain);
a269c583
DL		 3167 }
3168}
3169
9c2f7a9d
KM		 3170/*
3171 * Determines the downscale amount of a plane for the purposes of watermark calculations.
3172 * The bspec defines downscale amount as:
3173 *
3174 * """
3175 * Horizontal down scale amount = maximum[1, Horizontal source size /
3176 * Horizontal destination size]
3177 * Vertical down scale amount = maximum[1, Vertical source size /
3178 * Vertical destination size]
3179 * Total down scale amount = Horizontal down scale amount *
3180 * Vertical down scale amount
3181 * """
3182 *
3183 * Return value is provided in 16.16 fixed point form to retain fractional part.
3184 * Caller should take care of dividing & rounding off the value.
3185 */
3186static uint32_t
3187skl_plane_downscale_amount(const struct intel_plane_state *pstate)
3188{
3189 uint32_t downscale_h, downscale_w;
3190 uint32_t src_w, src_h, dst_w, dst_h;
3191
936e71e3 3192 if (WARN_ON(!pstate->base.visible))
9c2f7a9d
KM		 3193 return DRM_PLANE_HELPER_NO_SCALING;
3194
3195 /* n.b., src is 16.16 fixed point, dst is whole integer */
936e71e3
VS		 3196 src_w = drm_rect_width(&pstate->base.src);
3197 src_h = drm_rect_height(&pstate->base.src);
3198 dst_w = drm_rect_width(&pstate->base.dst);
3199 dst_h = drm_rect_height(&pstate->base.dst);
bd2ef25d 3200 if (drm_rotation_90_or_270(pstate->base.rotation))
9c2f7a9d
KM		 3201 swap(dst_w, dst_h);
3202
3203 downscale_h = max(src_h / dst_h, (uint32_t)DRM_PLANE_HELPER_NO_SCALING);
3204 downscale_w = max(src_w / dst_w, (uint32_t)DRM_PLANE_HELPER_NO_SCALING);
3205
3206 /* Provide result in 16.16 fixed point */
3207 return (uint64_t)downscale_w * downscale_h >> 16;
3208}
3209
b9cec075 3210static unsigned int
024c9045
MR		 3211skl_plane_relative_data_rate(const struct intel_crtc_state *cstate,
3212 const struct drm_plane_state *pstate,
3213 int y)
b9cec075 3214{
a280f7dd 3215 struct intel_plane_state *intel_pstate = to_intel_plane_state(pstate);
8d19d7d9 3216 uint32_t down_scale_amount, data_rate;
a280f7dd 3217 uint32_t width = 0, height = 0;
8305494e
VS		 3218 struct drm_framebuffer *fb;
3219 u32 format;
a1de91e5 3220
936e71e3 3221 if (!intel_pstate->base.visible)
a1de91e5 3222 return 0;
8305494e
VS		 3223
3224 fb = pstate->fb;
438b74a5 3225 format = fb->format->format;
8305494e 3226
a1de91e5
MR		 3227 if (pstate->plane->type == DRM_PLANE_TYPE_CURSOR)
3228 return 0;
3229 if (y && format != DRM_FORMAT_NV12)
3230 return 0;
a280f7dd 3231
936e71e3
VS		 3232 width = drm_rect_width(&intel_pstate->base.src) >> 16;
3233 height = drm_rect_height(&intel_pstate->base.src) >> 16;
a280f7dd 3234
bd2ef25d 3235 if (drm_rotation_90_or_270(pstate->rotation))
a280f7dd 3236 swap(width, height);
2cd601c6
CK		 3237
3238 /* for planar format */
a1de91e5 3239 if (format == DRM_FORMAT_NV12) {
2cd601c6 3240 if (y) /* y-plane data rate */
8d19d7d9 3241 data_rate = width * height *
353c8598 3242 fb->format->cpp[0];
2cd601c6 3243 else /* uv-plane data rate */
8d19d7d9 3244 data_rate = (width / 2) * (height / 2) *
353c8598 3245 fb->format->cpp[1];
8d19d7d9
KM		 3246 } else {
3247 /* for packed formats */
353c8598 3248 data_rate = width * height * fb->format->cpp[0];
2cd601c6
CK		 3249 }
3250
8d19d7d9
KM		 3251 down_scale_amount = skl_plane_downscale_amount(intel_pstate);
3252
3253 return (uint64_t)data_rate * down_scale_amount >> 16;
b9cec075
DL		 3254}
3255
3256/*
3257 * We don't overflow 32 bits. Worst case is 3 planes enabled, each fetching
3258 * a 8192x4096@32bpp framebuffer:
3259 * 3 * 4096 * 8192 * 4 < 2^32
3260 */
3261static unsigned int
1e6ee542
ML		 3262skl_get_total_relative_data_rate(struct intel_crtc_state *intel_cstate,
3263 unsigned *plane_data_rate,
3264 unsigned *plane_y_data_rate)
b9cec075 3265{
9c74d826
MR		 3266 struct drm_crtc_state *cstate = &intel_cstate->base;
3267 struct drm_atomic_state *state = cstate->state;
c8fe32c1 3268 struct drm_plane *plane;
c8fe32c1 3269 const struct drm_plane_state *pstate;
d5cdfdf5 3270 unsigned int total_data_rate = 0;
a6d3460e
MR		 3271
3272 if (WARN_ON(!state))
3273 return 0;
b9cec075 3274
a1de91e5 3275 /* Calculate and cache data rate for each plane */
c8fe32c1 3276 drm_atomic_crtc_state_for_each_plane_state(plane, pstate, cstate) {
d5cdfdf5
VS		 3277 enum plane_id plane_id = to_intel_plane(plane)->id;
3278 unsigned int rate;
a6d3460e 3279
a6d3460e
MR		 3280 /* packed/uv */
3281 rate = skl_plane_relative_data_rate(intel_cstate,
3282 pstate, 0);
d5cdfdf5 3283 plane_data_rate[plane_id] = rate;
1e6ee542
ML		 3284
3285 total_data_rate += rate;
a6d3460e
MR		 3286
3287 /* y-plane */
3288 rate = skl_plane_relative_data_rate(intel_cstate,
3289 pstate, 1);
d5cdfdf5 3290 plane_y_data_rate[plane_id] = rate;
024c9045 3291
1e6ee542 3292 total_data_rate += rate;
b9cec075
DL		 3293 }
3294
3295 return total_data_rate;
3296}
3297
cbcfd14b
KM		 3298static uint16_t
3299skl_ddb_min_alloc(const struct drm_plane_state *pstate,
3300 const int y)
3301{
3302 struct drm_framebuffer *fb = pstate->fb;
3303 struct intel_plane_state *intel_pstate = to_intel_plane_state(pstate);
3304 uint32_t src_w, src_h;
3305 uint32_t min_scanlines = 8;
3306 uint8_t plane_bpp;
3307
3308 if (WARN_ON(!fb))
3309 return 0;
3310
3311 /* For packed formats, no y-plane, return 0 */
438b74a5 3312 if (y && fb->format->format != DRM_FORMAT_NV12)
cbcfd14b
KM		 3313 return 0;
3314
3315 /* For Non Y-tile return 8-blocks */
bae781b2
VS		 3316 if (fb->modifier != I915_FORMAT_MOD_Y_TILED &&
3317 fb->modifier != I915_FORMAT_MOD_Yf_TILED)
cbcfd14b
KM		 3318 return 8;
3319
936e71e3
VS		 3320 src_w = drm_rect_width(&intel_pstate->base.src) >> 16;
3321 src_h = drm_rect_height(&intel_pstate->base.src) >> 16;
cbcfd14b 3322
bd2ef25d 3323 if (drm_rotation_90_or_270(pstate->rotation))
cbcfd14b
KM		 3324 swap(src_w, src_h);
3325
3326 /* Halve UV plane width and height for NV12 */
438b74a5 3327 if (fb->format->format == DRM_FORMAT_NV12 && !y) {
cbcfd14b
KM		 3328 src_w /= 2;
3329 src_h /= 2;
3330 }
3331
438b74a5 3332 if (fb->format->format == DRM_FORMAT_NV12 && !y)
353c8598 3333 plane_bpp = fb->format->cpp[1];
cbcfd14b 3334 else
353c8598 3335 plane_bpp = fb->format->cpp[0];
cbcfd14b 3336
bd2ef25d 3337 if (drm_rotation_90_or_270(pstate->rotation)) {
cbcfd14b
KM		 3338 switch (plane_bpp) {
3339 case 1:
3340 min_scanlines = 32;
3341 break;
3342 case 2:
3343 min_scanlines = 16;
3344 break;
3345 case 4:
3346 min_scanlines = 8;
3347 break;
3348 case 8:
3349 min_scanlines = 4;
3350 break;
3351 default:
3352 WARN(1, "Unsupported pixel depth %u for rotation",
3353 plane_bpp);
3354 min_scanlines = 32;
3355 }
3356 }
3357
3358 return DIV_ROUND_UP((4 * src_w * plane_bpp), 512) * min_scanlines/4 + 3;
3359}
3360
49845a7a
ML		 3361static void
3362skl_ddb_calc_min(const struct intel_crtc_state *cstate, int num_active,
3363 uint16_t *minimum, uint16_t *y_minimum)
3364{
3365 const struct drm_plane_state *pstate;
3366 struct drm_plane *plane;
3367
3368 drm_atomic_crtc_state_for_each_plane_state(plane, pstate, &cstate->base) {
d5cdfdf5 3369 enum plane_id plane_id = to_intel_plane(plane)->id;
49845a7a 3370
d5cdfdf5 3371 if (plane_id == PLANE_CURSOR)
49845a7a
ML		 3372 continue;
3373
3374 if (!pstate->visible)
3375 continue;
3376
d5cdfdf5
VS		 3377 minimum[plane_id] = skl_ddb_min_alloc(pstate, 0);
3378 y_minimum[plane_id] = skl_ddb_min_alloc(pstate, 1);
49845a7a
ML		 3379 }
3380
3381 minimum[PLANE_CURSOR] = skl_cursor_allocation(num_active);
3382}
3383
c107acfe 3384static int
024c9045 3385skl_allocate_pipe_ddb(struct intel_crtc_state *cstate,
b9cec075
DL		 3386 struct skl_ddb_allocation *ddb /* out */)
3387{
c107acfe 3388 struct drm_atomic_state *state = cstate->base.state;
024c9045 3389 struct drm_crtc *crtc = cstate->base.crtc;
b9cec075
DL		 3390 struct drm_device *dev = crtc->dev;
3391 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3392 enum pipe pipe = intel_crtc->pipe;
ce0ba283 3393 struct skl_ddb_entry *alloc = &cstate->wm.skl.ddb;
49845a7a 3394 uint16_t alloc_size, start;
fefdd810
ML		 3395 uint16_t minimum[I915_MAX_PLANES] = {};
3396 uint16_t y_minimum[I915_MAX_PLANES] = {};
b9cec075 3397 unsigned int total_data_rate;
d5cdfdf5 3398 enum plane_id plane_id;
c107acfe 3399 int num_active;
1e6ee542
ML		 3400 unsigned plane_data_rate[I915_MAX_PLANES] = {};
3401 unsigned plane_y_data_rate[I915_MAX_PLANES] = {};
b9cec075 3402
5a920b85
PZ		 3403 /* Clear the partitioning for disabled planes. */
3404 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
3405 memset(ddb->y_plane[pipe], 0, sizeof(ddb->y_plane[pipe]));
3406
a6d3460e
MR		 3407 if (WARN_ON(!state))
3408 return 0;
3409
c107acfe 3410 if (!cstate->base.active) {
ce0ba283 3411 alloc->start = alloc->end = 0;
c107acfe
MR		 3412 return 0;
3413 }
3414
a6d3460e 3415 skl_ddb_get_pipe_allocation_limits(dev, cstate, alloc, &num_active);
34bb56af 3416 alloc_size = skl_ddb_entry_size(alloc);
b9cec075
DL		 3417 if (alloc_size == 0) {
3418 memset(ddb->plane[pipe], 0, sizeof(ddb->plane[pipe]));
c107acfe 3419 return 0;
b9cec075
DL		 3420 }
3421
49845a7a 3422 skl_ddb_calc_min(cstate, num_active, minimum, y_minimum);
a6d3460e 3423
49845a7a
ML		 3424 /*
3425 * 1. Allocate the mininum required blocks for each active plane
3426 * and allocate the cursor, it doesn't require extra allocation
3427 * proportional to the data rate.
3428 */
80958155 3429
d5cdfdf5
VS		 3430 for_each_plane_id_on_crtc(intel_crtc, plane_id) {
3431 alloc_size -= minimum[plane_id];
3432 alloc_size -= y_minimum[plane_id];
80958155
DL		 3433 }
3434
49845a7a
ML		 3435 ddb->plane[pipe][PLANE_CURSOR].start = alloc->end - minimum[PLANE_CURSOR];
3436 ddb->plane[pipe][PLANE_CURSOR].end = alloc->end;
3437
b9cec075 3438 /*
80958155
DL		 3439 * 2. Distribute the remaining space in proportion to the amount of
3440 * data each plane needs to fetch from memory.
b9cec075
DL		 3441 *
3442 * FIXME: we may not allocate every single block here.
3443 */
1e6ee542
ML		 3444 total_data_rate = skl_get_total_relative_data_rate(cstate,
3445 plane_data_rate,
3446 plane_y_data_rate);
a1de91e5 3447 if (total_data_rate == 0)
c107acfe 3448 return 0;
b9cec075 3449
34bb56af 3450 start = alloc->start;
d5cdfdf5 3451 for_each_plane_id_on_crtc(intel_crtc, plane_id) {
2cd601c6
CK		 3452 unsigned int data_rate, y_data_rate;
3453 uint16_t plane_blocks, y_plane_blocks = 0;
b9cec075 3454
d5cdfdf5 3455 if (plane_id == PLANE_CURSOR)
49845a7a
ML		 3456 continue;
3457
d5cdfdf5 3458 data_rate = plane_data_rate[plane_id];
b9cec075
DL		 3459
3460 /*
2cd601c6 3461 * allocation for (packed formats) or (uv-plane part of planar format):
b9cec075
DL		 3462 * promote the expression to 64 bits to avoid overflowing, the
3463 * result is < available as data_rate / total_data_rate < 1
3464 */
d5cdfdf5 3465 plane_blocks = minimum[plane_id];
80958155
DL		 3466 plane_blocks += div_u64((uint64_t)alloc_size * data_rate,
3467 total_data_rate);
b9cec075 3468
c107acfe
MR		 3469 /* Leave disabled planes at (0,0) */
3470 if (data_rate) {
d5cdfdf5
VS		 3471 ddb->plane[pipe][plane_id].start = start;
3472 ddb->plane[pipe][plane_id].end = start + plane_blocks;
c107acfe 3473 }
b9cec075
DL		 3474
3475 start += plane_blocks;
2cd601c6
CK		 3476
3477 /*
3478 * allocation for y_plane part of planar format:
3479 */
d5cdfdf5 3480 y_data_rate = plane_y_data_rate[plane_id];
a1de91e5 3481
d5cdfdf5 3482 y_plane_blocks = y_minimum[plane_id];
a1de91e5
MR		 3483 y_plane_blocks += div_u64((uint64_t)alloc_size * y_data_rate,
3484 total_data_rate);
2cd601c6 3485
c107acfe 3486 if (y_data_rate) {
d5cdfdf5
VS		 3487 ddb->y_plane[pipe][plane_id].start = start;
3488 ddb->y_plane[pipe][plane_id].end = start + y_plane_blocks;
c107acfe 3489 }
a1de91e5
MR		 3490
3491 start += y_plane_blocks;
b9cec075
DL		 3492 }
3493
c107acfe 3494 return 0;
b9cec075
DL		 3495}
3496
2d41c0b5
PB		 3497/*
3498 * The max latency should be 257 (max the punit can code is 255 and we add 2us
ac484963 3499 * for the read latency) and cpp should always be <= 8, so that
2d41c0b5
PB		 3500 * should allow pixel_rate up to ~2 GHz which seems sufficient since max
3501 * 2xcdclk is 1350 MHz and the pixel rate should never exceed that.
3502*/
b95320bd
MK		 3503static uint_fixed_16_16_t skl_wm_method1(uint32_t pixel_rate, uint8_t cpp,
3504 uint32_t latency)
2d41c0b5 3505{
b95320bd
MK		 3506 uint32_t wm_intermediate_val;
3507 uint_fixed_16_16_t ret;
2d41c0b5
PB		 3508
3509 if (latency == 0)
b95320bd 3510 return FP_16_16_MAX;
2d41c0b5 3511
b95320bd
MK		 3512 wm_intermediate_val = latency * pixel_rate * cpp;
3513 ret = fixed_16_16_div_round_up_u64(wm_intermediate_val, 1000 * 512);
2d41c0b5
PB		 3514 return ret;
3515}
3516
b95320bd
MK		 3517static uint_fixed_16_16_t skl_wm_method2(uint32_t pixel_rate,
3518 uint32_t pipe_htotal,
3519 uint32_t latency,
3520 uint_fixed_16_16_t plane_blocks_per_line)
2d41c0b5 3521{
d4c2aa60 3522 uint32_t wm_intermediate_val;
b95320bd 3523 uint_fixed_16_16_t ret;
2d41c0b5
PB		 3524
3525 if (latency == 0)
b95320bd 3526 return FP_16_16_MAX;
2d41c0b5 3527
2d41c0b5 3528 wm_intermediate_val = latency * pixel_rate;
b95320bd
MK		 3529 wm_intermediate_val = DIV_ROUND_UP(wm_intermediate_val,
3530 pipe_htotal * 1000);
3531 ret = mul_u32_fixed_16_16(wm_intermediate_val, plane_blocks_per_line);
2d41c0b5
PB		 3532 return ret;
3533}
3534
9c2f7a9d
KM		 3535static uint32_t skl_adjusted_plane_pixel_rate(const struct intel_crtc_state *cstate,
3536 struct intel_plane_state *pstate)
3537{
3538 uint64_t adjusted_pixel_rate;
3539 uint64_t downscale_amount;
3540 uint64_t pixel_rate;
3541
3542 /* Shouldn't reach here on disabled planes... */
936e71e3 3543 if (WARN_ON(!pstate->base.visible))
9c2f7a9d
KM		 3544 return 0;
3545
3546 /*
3547 * Adjusted plane pixel rate is just the pipe's adjusted pixel rate
3548 * with additional adjustments for plane-specific scaling.
3549 */
cfd7e3a2 3550 adjusted_pixel_rate = ilk_pipe_pixel_rate(cstate);
9c2f7a9d
KM		 3551 downscale_amount = skl_plane_downscale_amount(pstate);
3552
3553 pixel_rate = adjusted_pixel_rate * downscale_amount >> 16;
3554 WARN_ON(pixel_rate != clamp_t(uint32_t, pixel_rate, 0, ~0));
3555
3556 return pixel_rate;
3557}
3558
55994c2c
MR		 3559static int skl_compute_plane_wm(const struct drm_i915_private *dev_priv,
3560 struct intel_crtc_state *cstate,
3561 struct intel_plane_state *intel_pstate,
3562 uint16_t ddb_allocation,
3563 int level,
3564 uint16_t *out_blocks, /* out */
3565 uint8_t *out_lines, /* out */
3566 bool *enabled /* out */)
2d41c0b5 3567{
33815fa5
MR		 3568 struct drm_plane_state *pstate = &intel_pstate->base;
3569 struct drm_framebuffer *fb = pstate->fb;
d4c2aa60 3570 uint32_t latency = dev_priv->wm.skl_latency[level];
b95320bd
MK		 3571 uint_fixed_16_16_t method1, method2;
3572 uint_fixed_16_16_t plane_blocks_per_line;
3573 uint_fixed_16_16_t selected_result;
3574 uint32_t interm_pbpl;
3575 uint32_t plane_bytes_per_line;
d4c2aa60 3576 uint32_t res_blocks, res_lines;
ac484963 3577 uint8_t cpp;
a280f7dd 3578 uint32_t width = 0, height = 0;
9c2f7a9d 3579 uint32_t plane_pixel_rate;
b95320bd
MK		 3580 uint_fixed_16_16_t y_tile_minimum;
3581 uint32_t y_min_scanlines;
ee3d532f
PZ		 3582 struct intel_atomic_state *state =
3583 to_intel_atomic_state(cstate->base.state);
3584 bool apply_memory_bw_wa = skl_needs_memory_bw_wa(state);
ef8a4fb4 3585 bool y_tiled, x_tiled;
2d41c0b5 3586
936e71e3 3587 if (latency == 0 || !cstate->base.active || !intel_pstate->base.visible) {
55994c2c
MR		 3588 *enabled = false;
3589 return 0;
3590 }
2d41c0b5 3591
ef8a4fb4
MK		 3592 y_tiled = fb->modifier == I915_FORMAT_MOD_Y_TILED ||
3593 fb->modifier == I915_FORMAT_MOD_Yf_TILED;
3594 x_tiled = fb->modifier == I915_FORMAT_MOD_X_TILED;
3595
4b7b2331
MK		 3596 /* Display WA #1141: kbl. */
3597 if (IS_KABYLAKE(dev_priv) && dev_priv->ipc_enabled)
3598 latency += 4;
3599
ef8a4fb4 3600 if (apply_memory_bw_wa && x_tiled)
ee3d532f
PZ		 3601 latency += 15;
3602
936e71e3
VS		 3603 width = drm_rect_width(&intel_pstate->base.src) >> 16;
3604 height = drm_rect_height(&intel_pstate->base.src) >> 16;
a280f7dd 3605
bd2ef25d 3606 if (drm_rotation_90_or_270(pstate->rotation))
a280f7dd
KM		 3607 swap(width, height);
3608
353c8598 3609 cpp = fb->format->cpp[0];
9c2f7a9d
KM		 3610 plane_pixel_rate = skl_adjusted_plane_pixel_rate(cstate, intel_pstate);
3611
61d0a04d 3612 if (drm_rotation_90_or_270(pstate->rotation)) {
438b74a5 3613 int cpp = (fb->format->format == DRM_FORMAT_NV12) ?
353c8598
VS		 3614 fb->format->cpp[1] :
3615 fb->format->cpp[0];
1186fa85
PZ		 3616
3617 switch (cpp) {
3618 case 1:
3619 y_min_scanlines = 16;
3620 break;
3621 case 2:
3622 y_min_scanlines = 8;
3623 break;
1186fa85
PZ		 3624 case 4:
3625 y_min_scanlines = 4;
3626 break;
86a462bc
PZ		 3627 default:
3628 MISSING_CASE(cpp);
3629 return -EINVAL;
1186fa85
PZ		 3630 }
3631 } else {
3632 y_min_scanlines = 4;
3633 }
3634
2ef32dee
PZ		 3635 if (apply_memory_bw_wa)
3636 y_min_scanlines *= 2;
3637
7a1a8aed 3638 plane_bytes_per_line = width * cpp;
ef8a4fb4 3639 if (y_tiled) {
b95320bd
MK		 3640 interm_pbpl = DIV_ROUND_UP(plane_bytes_per_line *
3641 y_min_scanlines, 512);
7a1a8aed 3642 plane_blocks_per_line =
b95320bd 3643 fixed_16_16_div_round_up(interm_pbpl, y_min_scanlines);
ef8a4fb4 3644 } else if (x_tiled) {
b95320bd
MK		 3645 interm_pbpl = DIV_ROUND_UP(plane_bytes_per_line, 512);
3646 plane_blocks_per_line = u32_to_fixed_16_16(interm_pbpl);
ef8a4fb4 3647 } else {
b95320bd
MK		 3648 interm_pbpl = DIV_ROUND_UP(plane_bytes_per_line, 512) + 1;
3649 plane_blocks_per_line = u32_to_fixed_16_16(interm_pbpl);
7a1a8aed
PZ		 3650 }
3651
9c2f7a9d
KM		 3652 method1 = skl_wm_method1(plane_pixel_rate, cpp, latency);
3653 method2 = skl_wm_method2(plane_pixel_rate,
024c9045 3654 cstate->base.adjusted_mode.crtc_htotal,
1186fa85 3655 latency,
7a1a8aed 3656 plane_blocks_per_line);
2d41c0b5 3657
b95320bd
MK		 3658 y_tile_minimum = mul_u32_fixed_16_16(y_min_scanlines,
3659 plane_blocks_per_line);
75676ed4 3660
ef8a4fb4 3661 if (y_tiled) {
b95320bd 3662 selected_result = max_fixed_16_16(method2, y_tile_minimum);
0fda6568 3663 } else {
f1db3eaf
PZ		 3664 if ((cpp * cstate->base.adjusted_mode.crtc_htotal / 512 < 1) &&
3665 (plane_bytes_per_line / 512 < 1))
3666 selected_result = method2;
b95320bd
MK		 3667 else if ((ddb_allocation /
3668 fixed_16_16_to_u32_round_up(plane_blocks_per_line)) >= 1)
3669 selected_result = min_fixed_16_16(method1, method2);
0fda6568
TU		 3670 else
3671 selected_result = method1;
3672 }
2d41c0b5 3673
b95320bd
MK		 3674 res_blocks = fixed_16_16_to_u32_round_up(selected_result) + 1;
3675 res_lines = DIV_ROUND_UP(selected_result.val,
3676 plane_blocks_per_line.val);
e6d66171 3677
0fda6568 3678 if (level >= 1 && level <= 7) {
ef8a4fb4 3679 if (y_tiled) {
b95320bd 3680 res_blocks += fixed_16_16_to_u32_round_up(y_tile_minimum);
1186fa85 3681 res_lines += y_min_scanlines;
75676ed4 3682 } else {
0fda6568 3683 res_blocks++;
75676ed4 3684 }
0fda6568 3685 }
e6d66171 3686
55994c2c
MR		 3687 if (res_blocks >= ddb_allocation || res_lines > 31) {
3688 *enabled = false;
6b6bada7
MR		 3689
3690 /*
3691 * If there are no valid level 0 watermarks, then we can't
3692 * support this display configuration.
3693 */
3694 if (level) {
3695 return 0;
3696 } else {
d5cdfdf5
VS		 3697 struct drm_plane *plane = pstate->plane;
3698
6b6bada7 3699 DRM_DEBUG_KMS("Requested display configuration exceeds system watermark limitations\n");
d5cdfdf5
VS		 3700 DRM_DEBUG_KMS("[PLANE:%d:%s] blocks required = %u/%u, lines required = %u/31\n",
3701 plane->base.id, plane->name,
6b6bada7 3702 res_blocks, ddb_allocation, res_lines);
6b6bada7
MR		 3703 return -EINVAL;
3704 }
55994c2c 3705 }
e6d66171
DL		 3706
3707 *out_blocks = res_blocks;
3708 *out_lines = res_lines;
55994c2c 3709 *enabled = true;
2d41c0b5 3710
55994c2c 3711 return 0;
2d41c0b5
PB		 3712}
3713
f4a96752
MR		 3714static int
3715skl_compute_wm_level(const struct drm_i915_private *dev_priv,
3716 struct skl_ddb_allocation *ddb,
3717 struct intel_crtc_state *cstate,
a62163e9 3718 struct intel_plane *intel_plane,
f4a96752
MR		 3719 int level,
3720 struct skl_wm_level *result)
2d41c0b5 3721{
f4a96752 3722 struct drm_atomic_state *state = cstate->base.state;
024c9045 3723 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
a62163e9
L		 3724 struct drm_plane *plane = &intel_plane->base;
3725 struct intel_plane_state *intel_pstate = NULL;
2d41c0b5 3726 uint16_t ddb_blocks;
024c9045 3727 enum pipe pipe = intel_crtc->pipe;
55994c2c 3728 int ret;
a62163e9
L		 3729
3730 if (state)
3731 intel_pstate =
3732 intel_atomic_get_existing_plane_state(state,
3733 intel_plane);
024c9045 3734
f4a96752 3735 /*
a62163e9
L		 3736 * Note: If we start supporting multiple pending atomic commits against
3737 * the same planes/CRTC's in the future, plane->state will no longer be
3738 * the correct pre-state to use for the calculations here and we'll
3739 * need to change where we get the 'unchanged' plane data from.
3740 *
3741 * For now this is fine because we only allow one queued commit against
3742 * a CRTC. Even if the plane isn't modified by this transaction and we
3743 * don't have a plane lock, we still have the CRTC's lock, so we know
3744 * that no other transactions are racing with us to update it.
f4a96752 3745 */
a62163e9
L		 3746 if (!intel_pstate)
3747 intel_pstate = to_intel_plane_state(plane->state);
f4a96752 3748
a62163e9 3749 WARN_ON(!intel_pstate->base.fb);
f4a96752 3750
d5cdfdf5 3751 ddb_blocks = skl_ddb_entry_size(&ddb->plane[pipe][intel_plane->id]);
2d41c0b5 3752
a62163e9
L		 3753 ret = skl_compute_plane_wm(dev_priv,
3754 cstate,
3755 intel_pstate,
3756 ddb_blocks,
3757 level,
3758 &result->plane_res_b,
3759 &result->plane_res_l,
3760 &result->plane_en);
3761 if (ret)
3762 return ret;
f4a96752
MR		 3763
3764 return 0;
2d41c0b5
PB		 3765}
3766
407b50f3 3767static uint32_t
024c9045 3768skl_compute_linetime_wm(struct intel_crtc_state *cstate)
407b50f3 3769{
a3a8986c
MK		 3770 struct drm_atomic_state *state = cstate->base.state;
3771 struct drm_i915_private *dev_priv = to_i915(state->dev);
30d1b5fe 3772 uint32_t pixel_rate;
a3a8986c 3773 uint32_t linetime_wm;
30d1b5fe 3774
024c9045 3775 if (!cstate->base.active)
407b50f3
DL		 3776 return 0;
3777
30d1b5fe
PZ		 3778 pixel_rate = ilk_pipe_pixel_rate(cstate);
3779
3780 if (WARN_ON(pixel_rate == 0))
661abfc0 3781 return 0;
407b50f3 3782
a3a8986c
MK		 3783 linetime_wm = DIV_ROUND_UP(8 * cstate->base.adjusted_mode.crtc_htotal *
3784 1000, pixel_rate);
3785
3786 /* Display WA #1135: bxt. */
3787 if (IS_BROXTON(dev_priv) && dev_priv->ipc_enabled)
3788 linetime_wm = DIV_ROUND_UP(linetime_wm, 2);
3789
3790 return linetime_wm;
407b50f3
DL		 3791}
3792
024c9045 3793static void skl_compute_transition_wm(struct intel_crtc_state *cstate,
9414f563 3794 struct skl_wm_level *trans_wm /* out */)
407b50f3 3795{
024c9045 3796 if (!cstate->base.active)
407b50f3 3797 return;
9414f563
DL		 3798
3799 /* Until we know more, just disable transition WMs */
a62163e9 3800 trans_wm->plane_en = false;
407b50f3
DL		 3801}
3802
55994c2c
MR		 3803static int skl_build_pipe_wm(struct intel_crtc_state *cstate,
3804 struct skl_ddb_allocation *ddb,
3805 struct skl_pipe_wm *pipe_wm)
2d41c0b5 3806{
024c9045 3807 struct drm_device *dev = cstate->base.crtc->dev;
fac5e23e 3808 const struct drm_i915_private *dev_priv = to_i915(dev);
a62163e9
L		 3809 struct intel_plane *intel_plane;
3810 struct skl_plane_wm *wm;
5db94019 3811 int level, max_level = ilk_wm_max_level(dev_priv);
55994c2c 3812 int ret;
2d41c0b5 3813
a62163e9
L		 3814 /*
3815 * We'll only calculate watermarks for planes that are actually
3816 * enabled, so make sure all other planes are set as disabled.
3817 */
3818 memset(pipe_wm->planes, 0, sizeof(pipe_wm->planes));
3819
3820 for_each_intel_plane_mask(&dev_priv->drm,
3821 intel_plane,
3822 cstate->base.plane_mask) {
d5cdfdf5 3823 wm = &pipe_wm->planes[intel_plane->id];
a62163e9
L		 3824
3825 for (level = 0; level <= max_level; level++) {
3826 ret = skl_compute_wm_level(dev_priv, ddb, cstate,
3827 intel_plane, level,
3828 &wm->wm[level]);
3829 if (ret)
3830 return ret;
3831 }
3832 skl_compute_transition_wm(cstate, &wm->trans_wm);
2d41c0b5 3833 }
024c9045 3834 pipe_wm->linetime = skl_compute_linetime_wm(cstate);
2d41c0b5 3835
55994c2c 3836 return 0;
2d41c0b5
PB		 3837}
3838
f0f59a00
VS		 3839static void skl_ddb_entry_write(struct drm_i915_private *dev_priv,
3840 i915_reg_t reg,
16160e3d
DL		 3841 const struct skl_ddb_entry *entry)
3842{
3843 if (entry->end)
3844 I915_WRITE(reg, (entry->end - 1) << 16 | entry->start);
3845 else
3846 I915_WRITE(reg, 0);
3847}
3848
d8c0fafc 3849static void skl_write_wm_level(struct drm_i915_private *dev_priv,
3850 i915_reg_t reg,
3851 const struct skl_wm_level *level)
3852{
3853 uint32_t val = 0;
3854
3855 if (level->plane_en) {
3856 val |= PLANE_WM_EN;
3857 val |= level->plane_res_b;
3858 val |= level->plane_res_l << PLANE_WM_LINES_SHIFT;
3859 }
3860
3861 I915_WRITE(reg, val);
3862}
3863
d9348dec
VS		 3864static void skl_write_plane_wm(struct intel_crtc *intel_crtc,
3865 const struct skl_plane_wm *wm,
3866 const struct skl_ddb_allocation *ddb,
d5cdfdf5 3867 enum plane_id plane_id)
62e0fb88
L		 3868{
3869 struct drm_crtc *crtc = &intel_crtc->base;
3870 struct drm_device *dev = crtc->dev;
3871 struct drm_i915_private *dev_priv = to_i915(dev);
5db94019 3872 int level, max_level = ilk_wm_max_level(dev_priv);
62e0fb88
L		 3873 enum pipe pipe = intel_crtc->pipe;
3874
3875 for (level = 0; level <= max_level; level++) {
d5cdfdf5 3876 skl_write_wm_level(dev_priv, PLANE_WM(pipe, plane_id, level),
d8c0fafc 3877 &wm->wm[level]);
62e0fb88 3878 }
d5cdfdf5 3879 skl_write_wm_level(dev_priv, PLANE_WM_TRANS(pipe, plane_id),
d8c0fafc 3880 &wm->trans_wm);
27082493 3881
d5cdfdf5
VS		 3882 skl_ddb_entry_write(dev_priv, PLANE_BUF_CFG(pipe, plane_id),
3883 &ddb->plane[pipe][plane_id]);
3884 skl_ddb_entry_write(dev_priv, PLANE_NV12_BUF_CFG(pipe, plane_id),
3885 &ddb->y_plane[pipe][plane_id]);
62e0fb88
L		 3886}
3887
d9348dec
VS		 3888static void skl_write_cursor_wm(struct intel_crtc *intel_crtc,
3889 const struct skl_plane_wm *wm,
3890 const struct skl_ddb_allocation *ddb)
62e0fb88
L		 3891{
3892 struct drm_crtc *crtc = &intel_crtc->base;
3893 struct drm_device *dev = crtc->dev;
3894 struct drm_i915_private *dev_priv = to_i915(dev);
5db94019 3895 int level, max_level = ilk_wm_max_level(dev_priv);
62e0fb88
L		 3896 enum pipe pipe = intel_crtc->pipe;
3897
3898 for (level = 0; level <= max_level; level++) {
d8c0fafc 3899 skl_write_wm_level(dev_priv, CUR_WM(pipe, level),
3900 &wm->wm[level]);
62e0fb88 3901 }
d8c0fafc 3902 skl_write_wm_level(dev_priv, CUR_WM_TRANS(pipe), &wm->trans_wm);
5d374d96 3903
27082493 3904 skl_ddb_entry_write(dev_priv, CUR_BUF_CFG(pipe),
d8c0fafc 3905 &ddb->plane[pipe][PLANE_CURSOR]);
2d41c0b5
PB		 3906}
3907
45ece230 3908bool skl_wm_level_equals(const struct skl_wm_level *l1,
3909 const struct skl_wm_level *l2)
3910{
3911 if (l1->plane_en != l2->plane_en)
3912 return false;
3913
3914 /* If both planes aren't enabled, the rest shouldn't matter */
3915 if (!l1->plane_en)
3916 return true;
3917
3918 return (l1->plane_res_l == l2->plane_res_l &&
3919 l1->plane_res_b == l2->plane_res_b);
3920}
3921
27082493
L		 3922static inline bool skl_ddb_entries_overlap(const struct skl_ddb_entry *a,
3923 const struct skl_ddb_entry *b)
0e8fb7ba 3924{
27082493 3925 return a->start < b->end && b->start < a->end;
0e8fb7ba
DL		 3926}
3927
5eff503b
ML		 3928bool skl_ddb_allocation_overlaps(const struct skl_ddb_entry **entries,
3929 const struct skl_ddb_entry *ddb,
3930 int ignore)
0e8fb7ba 3931{
ce0ba283 3932 int i;
0e8fb7ba 3933
5eff503b
ML		 3934 for (i = 0; i < I915_MAX_PIPES; i++)
3935 if (i != ignore && entries[i] &&
3936 skl_ddb_entries_overlap(ddb, entries[i]))
27082493 3937 return true;
0e8fb7ba 3938
27082493 3939 return false;
0e8fb7ba
DL		 3940}
3941
55994c2c 3942static int skl_update_pipe_wm(struct drm_crtc_state *cstate,
03af79e0 3943 const struct skl_pipe_wm *old_pipe_wm,
55994c2c 3944 struct skl_pipe_wm *pipe_wm, /* out */
03af79e0 3945 struct skl_ddb_allocation *ddb, /* out */
55994c2c 3946 bool *changed /* out */)
2d41c0b5 3947{
f4a96752 3948 struct intel_crtc_state *intel_cstate = to_intel_crtc_state(cstate);
55994c2c 3949 int ret;
2d41c0b5 3950
55994c2c
MR		 3951 ret = skl_build_pipe_wm(intel_cstate, ddb, pipe_wm);
3952 if (ret)
3953 return ret;
2d41c0b5 3954
03af79e0 3955 if (!memcmp(old_pipe_wm, pipe_wm, sizeof(*pipe_wm)))
55994c2c
MR		 3956 *changed = false;
3957 else
3958 *changed = true;
2d41c0b5 3959
55994c2c 3960 return 0;
2d41c0b5
PB		 3961}
3962
9b613022
MR		 3963static uint32_t
3964pipes_modified(struct drm_atomic_state *state)
3965{
3966 struct drm_crtc *crtc;
3967 struct drm_crtc_state *cstate;
3968 uint32_t i, ret = 0;
3969
3970 for_each_crtc_in_state(state, crtc, cstate, i)
3971 ret |= drm_crtc_mask(crtc);
3972
3973 return ret;
3974}
3975
bb7791bd 3976static int
7f60e200
PZ		 3977skl_ddb_add_affected_planes(struct intel_crtc_state *cstate)
3978{
3979 struct drm_atomic_state *state = cstate->base.state;
3980 struct drm_device *dev = state->dev;
3981 struct drm_crtc *crtc = cstate->base.crtc;
3982 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3983 struct drm_i915_private *dev_priv = to_i915(dev);
3984 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
3985 struct skl_ddb_allocation *new_ddb = &intel_state->wm_results.ddb;
3986 struct skl_ddb_allocation *cur_ddb = &dev_priv->wm.skl_hw.ddb;
3987 struct drm_plane_state *plane_state;
3988 struct drm_plane *plane;
3989 enum pipe pipe = intel_crtc->pipe;
7f60e200
PZ		 3990
3991 WARN_ON(!drm_atomic_get_existing_crtc_state(state, crtc));
3992
220b0965 3993 drm_for_each_plane_mask(plane, dev, cstate->base.plane_mask) {
d5cdfdf5 3994 enum plane_id plane_id = to_intel_plane(plane)->id;
7f60e200 3995
d5cdfdf5
VS		 3996 if (skl_ddb_entry_equal(&cur_ddb->plane[pipe][plane_id],
3997 &new_ddb->plane[pipe][plane_id]) &&
3998 skl_ddb_entry_equal(&cur_ddb->y_plane[pipe][plane_id],
3999 &new_ddb->y_plane[pipe][plane_id]))
7f60e200
PZ		 4000 continue;
4001
4002 plane_state = drm_atomic_get_plane_state(state, plane);
4003 if (IS_ERR(plane_state))
4004 return PTR_ERR(plane_state);
4005 }
4006
4007 return 0;
4008}
4009
98d39494
MR		 4010static int
4011skl_compute_ddb(struct drm_atomic_state *state)
4012{
4013 struct drm_device *dev = state->dev;
4014 struct drm_i915_private *dev_priv = to_i915(dev);
4015 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
4016 struct intel_crtc *intel_crtc;
734fa01f 4017 struct skl_ddb_allocation *ddb = &intel_state->wm_results.ddb;
9b613022 4018 uint32_t realloc_pipes = pipes_modified(state);
98d39494
MR		 4019 int ret;
4020
4021 /*
4022 * If this is our first atomic update following hardware readout,
4023 * we can't trust the DDB that the BIOS programmed for us. Let's
4024 * pretend that all pipes switched active status so that we'll
4025 * ensure a full DDB recompute.
4026 */
1b54a880
MR		 4027 if (dev_priv->wm.distrust_bios_wm) {
4028 ret = drm_modeset_lock(&dev->mode_config.connection_mutex,
4029 state->acquire_ctx);
4030 if (ret)
4031 return ret;
4032
98d39494
MR		 4033 intel_state->active_pipe_changes = ~0;
4034
1b54a880
MR		 4035 /*
4036 * We usually only initialize intel_state->active_crtcs if we
4037 * we're doing a modeset; make sure this field is always
4038 * initialized during the sanitization process that happens
4039 * on the first commit too.
4040 */
4041 if (!intel_state->modeset)
4042 intel_state->active_crtcs = dev_priv->active_crtcs;
4043 }
4044
98d39494
MR		 4045 /*
4046 * If the modeset changes which CRTC's are active, we need to
4047 * recompute the DDB allocation for *all* active pipes, even
4048 * those that weren't otherwise being modified in any way by this
4049 * atomic commit. Due to the shrinking of the per-pipe allocations
4050 * when new active CRTC's are added, it's possible for a pipe that
4051 * we were already using and aren't changing at all here to suddenly
4052 * become invalid if its DDB needs exceeds its new allocation.
4053 *
4054 * Note that if we wind up doing a full DDB recompute, we can't let
4055 * any other display updates race with this transaction, so we need
4056 * to grab the lock on *all* CRTC's.
4057 */
734fa01f 4058 if (intel_state->active_pipe_changes) {
98d39494 4059 realloc_pipes = ~0;
734fa01f
MR		 4060 intel_state->wm_results.dirty_pipes = ~0;
4061 }
98d39494 4062
5a920b85
PZ		 4063 /*
4064 * We're not recomputing for the pipes not included in the commit, so
4065 * make sure we start with the current state.
4066 */
4067 memcpy(ddb, &dev_priv->wm.skl_hw.ddb, sizeof(*ddb));
4068
98d39494
MR		 4069 for_each_intel_crtc_mask(dev, intel_crtc, realloc_pipes) {
4070 struct intel_crtc_state *cstate;
4071
4072 cstate = intel_atomic_get_crtc_state(state, intel_crtc);
4073 if (IS_ERR(cstate))
4074 return PTR_ERR(cstate);
4075
734fa01f 4076 ret = skl_allocate_pipe_ddb(cstate, ddb);
98d39494
MR		 4077 if (ret)
4078 return ret;
05a76d3d 4079
7f60e200 4080 ret = skl_ddb_add_affected_planes(cstate);
05a76d3d
L		 4081 if (ret)
4082 return ret;
98d39494
MR		 4083 }
4084
4085 return 0;
4086}
4087
2722efb9
MR		 4088static void
4089skl_copy_wm_for_pipe(struct skl_wm_values *dst,
4090 struct skl_wm_values *src,
4091 enum pipe pipe)
4092{
2722efb9
MR		 4093 memcpy(dst->ddb.y_plane[pipe], src->ddb.y_plane[pipe],
4094 sizeof(dst->ddb.y_plane[pipe]));
4095 memcpy(dst->ddb.plane[pipe], src->ddb.plane[pipe],
4096 sizeof(dst->ddb.plane[pipe]));
4097}
4098
413fc530 4099static void
4100skl_print_wm_changes(const struct drm_atomic_state *state)
4101{
4102 const struct drm_device *dev = state->dev;
4103 const struct drm_i915_private *dev_priv = to_i915(dev);
4104 const struct intel_atomic_state *intel_state =
4105 to_intel_atomic_state(state);
4106 const struct drm_crtc *crtc;
4107 const struct drm_crtc_state *cstate;
413fc530 4108 const struct intel_plane *intel_plane;
413fc530 4109 const struct skl_ddb_allocation *old_ddb = &dev_priv->wm.skl_hw.ddb;
4110 const struct skl_ddb_allocation *new_ddb = &intel_state->wm_results.ddb;
7570498e 4111 int i;
413fc530 4112
4113 for_each_crtc_in_state(state, crtc, cstate, i) {
7570498e
ML		 4114 const struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4115 enum pipe pipe = intel_crtc->pipe;
413fc530 4116
7570498e 4117 for_each_intel_plane_on_crtc(dev, intel_crtc, intel_plane) {
d5cdfdf5 4118 enum plane_id plane_id = intel_plane->id;
413fc530 4119 const struct skl_ddb_entry *old, *new;
4120
d5cdfdf5
VS		 4121 old = &old_ddb->plane[pipe][plane_id];
4122 new = &new_ddb->plane[pipe][plane_id];
413fc530 4123
413fc530 4124 if (skl_ddb_entry_equal(old, new))
4125 continue;
4126
7570498e
ML		 4127 DRM_DEBUG_ATOMIC("[PLANE:%d:%s] ddb (%d - %d) -> (%d - %d)\n",
4128 intel_plane->base.base.id,
4129 intel_plane->base.name,
4130 old->start, old->end,
4131 new->start, new->end);
413fc530 4132 }
4133 }
4134}
4135
98d39494
MR		 4136static int
4137skl_compute_wm(struct drm_atomic_state *state)
4138{
4139 struct drm_crtc *crtc;
4140 struct drm_crtc_state *cstate;
734fa01f
MR		 4141 struct intel_atomic_state *intel_state = to_intel_atomic_state(state);
4142 struct skl_wm_values *results = &intel_state->wm_results;
4143 struct skl_pipe_wm *pipe_wm;
98d39494 4144 bool changed = false;
734fa01f 4145 int ret, i;
98d39494
MR		 4146
4147 /*
4148 * If this transaction isn't actually touching any CRTC's, don't
4149 * bother with watermark calculation. Note that if we pass this
4150 * test, we're guaranteed to hold at least one CRTC state mutex,
4151 * which means we can safely use values like dev_priv->active_crtcs
4152 * since any racing commits that want to update them would need to
4153 * hold _all_ CRTC state mutexes.
4154 */
4155 for_each_crtc_in_state(state, crtc, cstate, i)
4156 changed = true;
4157 if (!changed)
4158 return 0;
4159
734fa01f
MR		 4160 /* Clear all dirty flags */
4161 results->dirty_pipes = 0;
4162
98d39494
MR		 4163 ret = skl_compute_ddb(state);
4164 if (ret)
4165 return ret;
4166
734fa01f
MR		 4167 /*
4168 * Calculate WM's for all pipes that are part of this transaction.
4169 * Note that the DDB allocation above may have added more CRTC's that
4170 * weren't otherwise being modified (and set bits in dirty_pipes) if
4171 * pipe allocations had to change.
4172 *
4173 * FIXME: Now that we're doing this in the atomic check phase, we
4174 * should allow skl_update_pipe_wm() to return failure in cases where
4175 * no suitable watermark values can be found.
4176 */
4177 for_each_crtc_in_state(state, crtc, cstate, i) {
734fa01f
MR		 4178 struct intel_crtc_state *intel_cstate =
4179 to_intel_crtc_state(cstate);
03af79e0
ML		 4180 const struct skl_pipe_wm *old_pipe_wm =
4181 &to_intel_crtc_state(crtc->state)->wm.skl.optimal;
734fa01f
MR		 4182
4183 pipe_wm = &intel_cstate->wm.skl.optimal;
03af79e0
ML		 4184 ret = skl_update_pipe_wm(cstate, old_pipe_wm, pipe_wm,
4185 &results->ddb, &changed);
734fa01f
MR		 4186 if (ret)
4187 return ret;
4188
4189 if (changed)
4190 results->dirty_pipes |= drm_crtc_mask(crtc);
4191
4192 if ((results->dirty_pipes & drm_crtc_mask(crtc)) == 0)
4193 /* This pipe's WM's did not change */
4194 continue;
4195
4196 intel_cstate->update_wm_pre = true;
734fa01f
MR		 4197 }
4198
413fc530 4199 skl_print_wm_changes(state);
4200
98d39494
MR		 4201 return 0;
4202}
4203
ccf010fb
ML		 4204static void skl_atomic_update_crtc_wm(struct intel_atomic_state *state,
4205 struct intel_crtc_state *cstate)
4206{
4207 struct intel_crtc *crtc = to_intel_crtc(cstate->base.crtc);
4208 struct drm_i915_private *dev_priv = to_i915(state->base.dev);
4209 struct skl_pipe_wm *pipe_wm = &cstate->wm.skl.optimal;
e62929b3 4210 const struct skl_ddb_allocation *ddb = &state->wm_results.ddb;
ccf010fb 4211 enum pipe pipe = crtc->pipe;
d5cdfdf5 4212 enum plane_id plane_id;
e62929b3
ML		 4213
4214 if (!(state->wm_results.dirty_pipes & drm_crtc_mask(&crtc->base)))
4215 return;
ccf010fb
ML		 4216
4217 I915_WRITE(PIPE_WM_LINETIME(pipe), pipe_wm->linetime);
e62929b3 4218
d5cdfdf5
VS		 4219 for_each_plane_id_on_crtc(crtc, plane_id) {
4220 if (plane_id != PLANE_CURSOR)
4221 skl_write_plane_wm(crtc, &pipe_wm->planes[plane_id],
4222 ddb, plane_id);
4223 else
4224 skl_write_cursor_wm(crtc, &pipe_wm->planes[plane_id],
4225 ddb);
4226 }
ccf010fb
ML		 4227}
4228
e62929b3
ML		 4229static void skl_initial_wm(struct intel_atomic_state *state,
4230 struct intel_crtc_state *cstate)
2d41c0b5 4231{
e62929b3 4232 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
432081bc 4233 struct drm_device *dev = intel_crtc->base.dev;
fac5e23e 4234 struct drm_i915_private *dev_priv = to_i915(dev);
e62929b3 4235 struct skl_wm_values *results = &state->wm_results;
2722efb9 4236 struct skl_wm_values *hw_vals = &dev_priv->wm.skl_hw;
27082493 4237 enum pipe pipe = intel_crtc->pipe;
adda50b8 4238
432081bc 4239 if ((results->dirty_pipes & drm_crtc_mask(&intel_crtc->base)) == 0)
2d41c0b5
PB		 4240 return;
4241
734fa01f 4242 mutex_lock(&dev_priv->wm.wm_mutex);
2d41c0b5 4243
e62929b3
ML		 4244 if (cstate->base.active_changed)
4245 skl_atomic_update_crtc_wm(state, cstate);
27082493
L		 4246
4247 skl_copy_wm_for_pipe(hw_vals, results, pipe);
734fa01f
MR		 4248
4249 mutex_unlock(&dev_priv->wm.wm_mutex);
2d41c0b5
PB		 4250}
4251
d890565c
VS		 4252static void ilk_compute_wm_config(struct drm_device *dev,
4253 struct intel_wm_config *config)
4254{
4255 struct intel_crtc *crtc;
4256
4257 /* Compute the currently _active_ config */
4258 for_each_intel_crtc(dev, crtc) {
4259 const struct intel_pipe_wm *wm = &crtc->wm.active.ilk;
4260
4261 if (!wm->pipe_enabled)
4262 continue;
4263
4264 config->sprites_enabled |= wm->sprites_enabled;
4265 config->sprites_scaled |= wm->sprites_scaled;
4266 config->num_pipes_active++;
4267 }
4268}
4269
ed4a6a7c 4270static void ilk_program_watermarks(struct drm_i915_private *dev_priv)
801bcfff 4271{
91c8a326 4272 struct drm_device *dev = &dev_priv->drm;
b9d5c839 4273 struct intel_pipe_wm lp_wm_1_2 = {}, lp_wm_5_6 = {}, *best_lp_wm;
820c1980 4274 struct ilk_wm_maximums max;
d890565c 4275 struct intel_wm_config config = {};
820c1980 4276 struct ilk_wm_values results = {};
77c122bc 4277 enum intel_ddb_partitioning partitioning;
261a27d1 4278
d890565c
VS		 4279 ilk_compute_wm_config(dev, &config);
4280
4281 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_1_2, &max);
4282 ilk_wm_merge(dev, &config, &max, &lp_wm_1_2);
a485bfb8
VS		 4283
4284 /* 5/6 split only in single pipe config on IVB+ */
175fded1 4285 if (INTEL_GEN(dev_priv) >= 7 &&
d890565c
VS		 4286 config.num_pipes_active == 1 && config.sprites_enabled) {
4287 ilk_compute_wm_maximums(dev, 1, &config, INTEL_DDB_PART_5_6, &max);
4288 ilk_wm_merge(dev, &config, &max, &lp_wm_5_6);
0362c781 4289
820c1980 4290 best_lp_wm = ilk_find_best_result(dev, &lp_wm_1_2, &lp_wm_5_6);
861f3389 4291 } else {
198a1e9b 4292 best_lp_wm = &lp_wm_1_2;
861f3389
PZ		 4293 }
4294
198a1e9b 4295 partitioning = (best_lp_wm == &lp_wm_1_2) ?
77c122bc 4296 INTEL_DDB_PART_1_2 : INTEL_DDB_PART_5_6;
801bcfff 4297
820c1980 4298 ilk_compute_wm_results(dev, best_lp_wm, partitioning, &results);
609cedef 4299
820c1980 4300 ilk_write_wm_values(dev_priv, &results);
1011d8c4
PZ		 4301}
4302
ccf010fb
ML		 4303static void ilk_initial_watermarks(struct intel_atomic_state *state,
4304 struct intel_crtc_state *cstate)
b9d5c839 4305{
ed4a6a7c
MR		 4306 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
4307 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
b9d5c839 4308
ed4a6a7c 4309 mutex_lock(&dev_priv->wm.wm_mutex);
e8f1f02e 4310 intel_crtc->wm.active.ilk = cstate->wm.ilk.intermediate;
ed4a6a7c
MR		 4311 ilk_program_watermarks(dev_priv);
4312 mutex_unlock(&dev_priv->wm.wm_mutex);
4313}
bf220452 4314
ccf010fb
ML		 4315static void ilk_optimize_watermarks(struct intel_atomic_state *state,
4316 struct intel_crtc_state *cstate)
ed4a6a7c
MR		 4317{
4318 struct drm_i915_private *dev_priv = to_i915(cstate->base.crtc->dev);
4319 struct intel_crtc *intel_crtc = to_intel_crtc(cstate->base.crtc);
bf220452 4320
ed4a6a7c
MR		 4321 mutex_lock(&dev_priv->wm.wm_mutex);
4322 if (cstate->wm.need_postvbl_update) {
e8f1f02e 4323 intel_crtc->wm.active.ilk = cstate->wm.ilk.optimal;
ed4a6a7c
MR		 4324 ilk_program_watermarks(dev_priv);
4325 }
4326 mutex_unlock(&dev_priv->wm.wm_mutex);
b9d5c839
VS		 4327}
4328
d8c0fafc 4329static inline void skl_wm_level_from_reg_val(uint32_t val,
4330 struct skl_wm_level *level)
3078999f 4331{
d8c0fafc 4332 level->plane_en = val & PLANE_WM_EN;
4333 level->plane_res_b = val & PLANE_WM_BLOCKS_MASK;
4334 level->plane_res_l = (val >> PLANE_WM_LINES_SHIFT) &
4335 PLANE_WM_LINES_MASK;
3078999f
PB		 4336}
4337
bf9d99ad 4338void skl_pipe_wm_get_hw_state(struct drm_crtc *crtc,
4339 struct skl_pipe_wm *out)
3078999f 4340{
d5cdfdf5 4341 struct drm_i915_private *dev_priv = to_i915(crtc->dev);
3078999f 4342 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3078999f 4343 enum pipe pipe = intel_crtc->pipe;
d5cdfdf5
VS		 4344 int level, max_level;
4345 enum plane_id plane_id;
d8c0fafc 4346 uint32_t val;
3078999f 4347
5db94019 4348 max_level = ilk_wm_max_level(dev_priv);
3078999f 4349
d5cdfdf5
VS		 4350 for_each_plane_id_on_crtc(intel_crtc, plane_id) {
4351 struct skl_plane_wm *wm = &out->planes[plane_id];
3078999f 4352
d8c0fafc 4353 for (level = 0; level <= max_level; level++) {
d5cdfdf5
VS		 4354 if (plane_id != PLANE_CURSOR)
4355 val = I915_READ(PLANE_WM(pipe, plane_id, level));
d8c0fafc 4356 else
4357 val = I915_READ(CUR_WM(pipe, level));
3078999f 4358
d8c0fafc 4359 skl_wm_level_from_reg_val(val, &wm->wm[level]);
3078999f 4360 }
3078999f 4361
d5cdfdf5
VS		 4362 if (plane_id != PLANE_CURSOR)
4363 val = I915_READ(PLANE_WM_TRANS(pipe, plane_id));
d8c0fafc 4364 else
4365 val = I915_READ(CUR_WM_TRANS(pipe));
4366
4367 skl_wm_level_from_reg_val(val, &wm->trans_wm);
3078999f
PB		 4368 }
4369
d8c0fafc 4370 if (!intel_crtc->active)
4371 return;
4e0963c7 4372
bf9d99ad 4373 out->linetime = I915_READ(PIPE_WM_LINETIME(pipe));
3078999f
PB		 4374}
4375
4376void skl_wm_get_hw_state(struct drm_device *dev)
4377{
fac5e23e 4378 struct drm_i915_private *dev_priv = to_i915(dev);
bf9d99ad 4379 struct skl_wm_values *hw = &dev_priv->wm.skl_hw;
a269c583 4380 struct skl_ddb_allocation *ddb = &dev_priv->wm.skl_hw.ddb;
3078999f 4381 struct drm_crtc *crtc;
bf9d99ad 4382 struct intel_crtc *intel_crtc;
4383 struct intel_crtc_state *cstate;
3078999f 4384
a269c583 4385 skl_ddb_get_hw_state(dev_priv, ddb);
bf9d99ad 4386 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
4387 intel_crtc = to_intel_crtc(crtc);
4388 cstate = to_intel_crtc_state(crtc->state);
4389
4390 skl_pipe_wm_get_hw_state(crtc, &cstate->wm.skl.optimal);
4391
03af79e0 4392 if (intel_crtc->active)
bf9d99ad 4393 hw->dirty_pipes |= drm_crtc_mask(crtc);
bf9d99ad 4394 }
a1de91e5 4395
279e99d7
MR		 4396 if (dev_priv->active_crtcs) {
4397 /* Fully recompute DDB on first atomic commit */
4398 dev_priv->wm.distrust_bios_wm = true;
4399 } else {
4400 /* Easy/common case; just sanitize DDB now if everything off */
4401 memset(ddb, 0, sizeof(*ddb));
4402 }
3078999f
PB		 4403}
4404
243e6a44
VS		 4405static void ilk_pipe_wm_get_hw_state(struct drm_crtc *crtc)
4406{
4407 struct drm_device *dev = crtc->dev;
fac5e23e 4408 struct drm_i915_private *dev_priv = to_i915(dev);
820c1980 4409 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44 4410 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4e0963c7 4411 struct intel_crtc_state *cstate = to_intel_crtc_state(crtc->state);
e8f1f02e 4412 struct intel_pipe_wm *active = &cstate->wm.ilk.optimal;
243e6a44 4413 enum pipe pipe = intel_crtc->pipe;
f0f59a00 4414 static const i915_reg_t wm0_pipe_reg[] = {
243e6a44
VS		 4415 [PIPE_A] = WM0_PIPEA_ILK,
4416 [PIPE_B] = WM0_PIPEB_ILK,
4417 [PIPE_C] = WM0_PIPEC_IVB,
4418 };
4419
4420 hw->wm_pipe[pipe] = I915_READ(wm0_pipe_reg[pipe]);
8652744b 4421 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
ce0e0713 4422 hw->wm_linetime[pipe] = I915_READ(PIPE_WM_LINETIME(pipe));
243e6a44 4423
15606534
VS		 4424 memset(active, 0, sizeof(*active));
4425
3ef00284 4426 active->pipe_enabled = intel_crtc->active;
2a44b76b
VS		 4427
4428 if (active->pipe_enabled) {
243e6a44
VS		 4429 u32 tmp = hw->wm_pipe[pipe];
4430
4431 /*
4432 * For active pipes LP0 watermark is marked as
4433 * enabled, and LP1+ watermaks as disabled since
4434 * we can't really reverse compute them in case
4435 * multiple pipes are active.
4436 */
4437 active->wm[0].enable = true;
4438 active->wm[0].pri_val = (tmp & WM0_PIPE_PLANE_MASK) >> WM0_PIPE_PLANE_SHIFT;
4439 active->wm[0].spr_val = (tmp & WM0_PIPE_SPRITE_MASK) >> WM0_PIPE_SPRITE_SHIFT;
4440 active->wm[0].cur_val = tmp & WM0_PIPE_CURSOR_MASK;
4441 active->linetime = hw->wm_linetime[pipe];
4442 } else {
5db94019 4443 int level, max_level = ilk_wm_max_level(dev_priv);
243e6a44
VS		 4444
4445 /*
4446 * For inactive pipes, all watermark levels
4447 * should be marked as enabled but zeroed,
4448 * which is what we'd compute them to.
4449 */
4450 for (level = 0; level <= max_level; level++)
4451 active->wm[level].enable = true;
4452 }
4e0963c7
MR		 4453
4454 intel_crtc->wm.active.ilk = *active;
243e6a44
VS		 4455}
4456
6eb1a681
VS		 4457#define _FW_WM(value, plane) \
4458 (((value) & DSPFW_ ## plane ## _MASK) >> DSPFW_ ## plane ## _SHIFT)
4459#define _FW_WM_VLV(value, plane) \
4460 (((value) & DSPFW_ ## plane ## _MASK_VLV) >> DSPFW_ ## plane ## _SHIFT)
4461
4462static void vlv_read_wm_values(struct drm_i915_private *dev_priv,
4463 struct vlv_wm_values *wm)
4464{
4465 enum pipe pipe;
4466 uint32_t tmp;
4467
4468 for_each_pipe(dev_priv, pipe) {
4469 tmp = I915_READ(VLV_DDL(pipe));
4470
1b31389c 4471 wm->ddl[pipe].plane[PLANE_PRIMARY] =
6eb1a681 4472 (tmp >> DDL_PLANE_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
1b31389c 4473 wm->ddl[pipe].plane[PLANE_CURSOR] =
6eb1a681 4474 (tmp >> DDL_CURSOR_SHIFT) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
1b31389c 4475 wm->ddl[pipe].plane[PLANE_SPRITE0] =
6eb1a681 4476 (tmp >> DDL_SPRITE_SHIFT(0)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
1b31389c 4477 wm->ddl[pipe].plane[PLANE_SPRITE1] =
6eb1a681
VS		 4478 (tmp >> DDL_SPRITE_SHIFT(1)) & (DDL_PRECISION_HIGH | DRAIN_LATENCY_MASK);
4479 }
4480
4481 tmp = I915_READ(DSPFW1);
4482 wm->sr.plane = _FW_WM(tmp, SR);
1b31389c
VS		 4483 wm->pipe[PIPE_B].plane[PLANE_CURSOR] = _FW_WM(tmp, CURSORB);
4484 wm->pipe[PIPE_B].plane[PLANE_PRIMARY] = _FW_WM_VLV(tmp, PLANEB);
4485 wm->pipe[PIPE_A].plane[PLANE_PRIMARY] = _FW_WM_VLV(tmp, PLANEA);
6eb1a681
VS		 4486
4487 tmp = I915_READ(DSPFW2);
1b31389c
VS		 4488 wm->pipe[PIPE_A].plane[PLANE_SPRITE1] = _FW_WM_VLV(tmp, SPRITEB);
4489 wm->pipe[PIPE_A].plane[PLANE_CURSOR] = _FW_WM(tmp, CURSORA);
4490 wm->pipe[PIPE_A].plane[PLANE_SPRITE0] = _FW_WM_VLV(tmp, SPRITEA);
6eb1a681
VS		 4491
4492 tmp = I915_READ(DSPFW3);
4493 wm->sr.cursor = _FW_WM(tmp, CURSOR_SR);
4494
4495 if (IS_CHERRYVIEW(dev_priv)) {
4496 tmp = I915_READ(DSPFW7_CHV);
1b31389c
VS		 4497 wm->pipe[PIPE_B].plane[PLANE_SPRITE1] = _FW_WM_VLV(tmp, SPRITED);
4498 wm->pipe[PIPE_B].plane[PLANE_SPRITE0] = _FW_WM_VLV(tmp, SPRITEC);
6eb1a681
VS		 4499
4500 tmp = I915_READ(DSPFW8_CHV);
1b31389c
VS		 4501 wm->pipe[PIPE_C].plane[PLANE_SPRITE1] = _FW_WM_VLV(tmp, SPRITEF);
4502 wm->pipe[PIPE_C].plane[PLANE_SPRITE0] = _FW_WM_VLV(tmp, SPRITEE);
6eb1a681
VS		 4503
4504 tmp = I915_READ(DSPFW9_CHV);
1b31389c
VS		 4505 wm->pipe[PIPE_C].plane[PLANE_PRIMARY] = _FW_WM_VLV(tmp, PLANEC);
4506 wm->pipe[PIPE_C].plane[PLANE_CURSOR] = _FW_WM(tmp, CURSORC);
6eb1a681
VS		 4507
4508 tmp = I915_READ(DSPHOWM);
4509 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
1b31389c
VS		 4510 wm->pipe[PIPE_C].plane[PLANE_SPRITE1] |= _FW_WM(tmp, SPRITEF_HI) << 8;
4511 wm->pipe[PIPE_C].plane[PLANE_SPRITE0] |= _FW_WM(tmp, SPRITEE_HI) << 8;
4512 wm->pipe[PIPE_C].plane[PLANE_PRIMARY] |= _FW_WM(tmp, PLANEC_HI) << 8;
4513 wm->pipe[PIPE_B].plane[PLANE_SPRITE1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4514 wm->pipe[PIPE_B].plane[PLANE_SPRITE0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4515 wm->pipe[PIPE_B].plane[PLANE_PRIMARY] |= _FW_WM(tmp, PLANEB_HI) << 8;
4516 wm->pipe[PIPE_A].plane[PLANE_SPRITE1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4517 wm->pipe[PIPE_A].plane[PLANE_SPRITE0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4518 wm->pipe[PIPE_A].plane[PLANE_PRIMARY] |= _FW_WM(tmp, PLANEA_HI) << 8;
6eb1a681
VS		 4519 } else {
4520 tmp = I915_READ(DSPFW7);
1b31389c
VS		 4521 wm->pipe[PIPE_B].plane[PLANE_SPRITE1] = _FW_WM_VLV(tmp, SPRITED);
4522 wm->pipe[PIPE_B].plane[PLANE_SPRITE0] = _FW_WM_VLV(tmp, SPRITEC);
6eb1a681
VS		 4523
4524 tmp = I915_READ(DSPHOWM);
4525 wm->sr.plane |= _FW_WM(tmp, SR_HI) << 9;
1b31389c
VS		 4526 wm->pipe[PIPE_B].plane[PLANE_SPRITE1] |= _FW_WM(tmp, SPRITED_HI) << 8;
4527 wm->pipe[PIPE_B].plane[PLANE_SPRITE0] |= _FW_WM(tmp, SPRITEC_HI) << 8;
4528 wm->pipe[PIPE_B].plane[PLANE_PRIMARY] |= _FW_WM(tmp, PLANEB_HI) << 8;
4529 wm->pipe[PIPE_A].plane[PLANE_SPRITE1] |= _FW_WM(tmp, SPRITEB_HI) << 8;
4530 wm->pipe[PIPE_A].plane[PLANE_SPRITE0] |= _FW_WM(tmp, SPRITEA_HI) << 8;
4531 wm->pipe[PIPE_A].plane[PLANE_PRIMARY] |= _FW_WM(tmp, PLANEA_HI) << 8;
6eb1a681
VS		 4532 }
4533}
4534
4535#undef _FW_WM
4536#undef _FW_WM_VLV
4537
4538void vlv_wm_get_hw_state(struct drm_device *dev)
4539{
4540 struct drm_i915_private *dev_priv = to_i915(dev);
4541 struct vlv_wm_values *wm = &dev_priv->wm.vlv;
4542 struct intel_plane *plane;
4543 enum pipe pipe;
4544 u32 val;
4545
4546 vlv_read_wm_values(dev_priv, wm);
4547
49845a23
VS		 4548 for_each_intel_plane(dev, plane)
4549 plane->wm.fifo_size = vlv_get_fifo_size(plane);
6eb1a681
VS		 4550
4551 wm->cxsr = I915_READ(FW_BLC_SELF_VLV) & FW_CSPWRDWNEN;
4552 wm->level = VLV_WM_LEVEL_PM2;
4553
4554 if (IS_CHERRYVIEW(dev_priv)) {
4555 mutex_lock(&dev_priv->rps.hw_lock);
4556
4557 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
4558 if (val & DSP_MAXFIFO_PM5_ENABLE)
4559 wm->level = VLV_WM_LEVEL_PM5;
4560
58590c14
VS		 4561 /*
4562 * If DDR DVFS is disabled in the BIOS, Punit
4563 * will never ack the request. So if that happens
4564 * assume we don't have to enable/disable DDR DVFS
4565 * dynamically. To test that just set the REQ_ACK
4566 * bit to poke the Punit, but don't change the
4567 * HIGH/LOW bits so that we don't actually change
4568 * the current state.
4569 */
6eb1a681 4570 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
58590c14
VS		 4571 val |= FORCE_DDR_FREQ_REQ_ACK;
4572 vlv_punit_write(dev_priv, PUNIT_REG_DDR_SETUP2, val);
4573
4574 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2) &
4575 FORCE_DDR_FREQ_REQ_ACK) == 0, 3)) {
4576 DRM_DEBUG_KMS("Punit not acking DDR DVFS request, "
4577 "assuming DDR DVFS is disabled\n");
4578 dev_priv->wm.max_level = VLV_WM_LEVEL_PM5;
4579 } else {
4580 val = vlv_punit_read(dev_priv, PUNIT_REG_DDR_SETUP2);
4581 if ((val & FORCE_DDR_HIGH_FREQ) == 0)
4582 wm->level = VLV_WM_LEVEL_DDR_DVFS;
4583 }
6eb1a681
VS		 4584
4585 mutex_unlock(&dev_priv->rps.hw_lock);
4586 }
4587
4588 for_each_pipe(dev_priv, pipe)
4589 DRM_DEBUG_KMS("Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n",
1b31389c
VS		 4590 pipe_name(pipe),
4591 wm->pipe[pipe].plane[PLANE_PRIMARY],
4592 wm->pipe[pipe].plane[PLANE_CURSOR],
4593 wm->pipe[pipe].plane[PLANE_SPRITE0],
4594 wm->pipe[pipe].plane[PLANE_SPRITE1]);
6eb1a681
VS		 4595
4596 DRM_DEBUG_KMS("Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n",
4597 wm->sr.plane, wm->sr.cursor, wm->level, wm->cxsr);
4598}
4599
243e6a44
VS		 4600void ilk_wm_get_hw_state(struct drm_device *dev)
4601{
fac5e23e 4602 struct drm_i915_private *dev_priv = to_i915(dev);
820c1980 4603 struct ilk_wm_values *hw = &dev_priv->wm.hw;
243e6a44
VS		 4604 struct drm_crtc *crtc;
4605
70e1e0ec 4606 for_each_crtc(dev, crtc)
243e6a44
VS		 4607 ilk_pipe_wm_get_hw_state(crtc);
4608
4609 hw->wm_lp[0] = I915_READ(WM1_LP_ILK);
4610 hw->wm_lp[1] = I915_READ(WM2_LP_ILK);
4611 hw->wm_lp[2] = I915_READ(WM3_LP_ILK);
4612
4613 hw->wm_lp_spr[0] = I915_READ(WM1S_LP_ILK);
175fded1 4614 if (INTEL_GEN(dev_priv) >= 7) {
cfa7698b
VS		 4615 hw->wm_lp_spr[1] = I915_READ(WM2S_LP_IVB);
4616 hw->wm_lp_spr[2] = I915_READ(WM3S_LP_IVB);
4617 }
243e6a44 4618
8652744b 4619 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
ac9545fd
VS		 4620 hw->partitioning = (I915_READ(WM_MISC) & WM_MISC_DATA_PARTITION_5_6) ?
4621 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
fd6b8f43 4622 else if (IS_IVYBRIDGE(dev_priv))
ac9545fd
VS		 4623 hw->partitioning = (I915_READ(DISP_ARB_CTL2) & DISP_DATA_PARTITION_5_6) ?
4624 INTEL_DDB_PART_5_6 : INTEL_DDB_PART_1_2;
243e6a44
VS		 4625
4626 hw->enable_fbc_wm =
4627 !(I915_READ(DISP_ARB_CTL) & DISP_FBC_WM_DIS);
4628}
4629
b445e3b0
ED		 4630/**
4631 * intel_update_watermarks - update FIFO watermark values based on current modes
4632 *
4633 * Calculate watermark values for the various WM regs based on current mode
4634 * and plane configuration.
4635 *
4636 * There are several cases to deal with here:
4637 * - normal (i.e. non-self-refresh)
4638 * - self-refresh (SR) mode
4639 * - lines are large relative to FIFO size (buffer can hold up to 2)
4640 * - lines are small relative to FIFO size (buffer can hold more than 2
4641 * lines), so need to account for TLB latency
4642 *
4643 * The normal calculation is:
4644 * watermark = dotclock * bytes per pixel * latency
4645 * where latency is platform & configuration dependent (we assume pessimal
4646 * values here).
4647 *
4648 * The SR calculation is:
4649 * watermark = (trunc(latency/line time)+1) * surface width *
4650 * bytes per pixel
4651 * where
4652 * line time = htotal / dotclock
4653 * surface width = hdisplay for normal plane and 64 for cursor
4654 * and latency is assumed to be high, as above.
4655 *
4656 * The final value programmed to the register should always be rounded up,
4657 * and include an extra 2 entries to account for clock crossings.
4658 *
4659 * We don't use the sprite, so we can ignore that. And on Crestline we have
4660 * to set the non-SR watermarks to 8.
4661 */
432081bc 4662void intel_update_watermarks(struct intel_crtc *crtc)
b445e3b0 4663{
432081bc 4664 struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
b445e3b0
ED		 4665
4666 if (dev_priv->display.update_wm)
46ba614c 4667 dev_priv->display.update_wm(crtc);
b445e3b0
ED		 4668}
4669
e2828914 4670/*
9270388e 4671 * Lock protecting IPS related data structures
9270388e
DV		 4672 */
4673DEFINE_SPINLOCK(mchdev_lock);
4674
4675/* Global for IPS driver to get at the current i915 device. Protected by
4676 * mchdev_lock. */
4677static struct drm_i915_private *i915_mch_dev;
4678
91d14251 4679bool ironlake_set_drps(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4680{
2b4e57bd
ED		 4681 u16 rgvswctl;
4682
9270388e
DV		 4683 assert_spin_locked(&mchdev_lock);
4684
2b4e57bd
ED		 4685 rgvswctl = I915_READ16(MEMSWCTL);
4686 if (rgvswctl & MEMCTL_CMD_STS) {
4687 DRM_DEBUG("gpu busy, RCS change rejected\n");
4688 return false; /* still busy with another command */
4689 }
4690
4691 rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
4692 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
4693 I915_WRITE16(MEMSWCTL, rgvswctl);
4694 POSTING_READ16(MEMSWCTL);
4695
4696 rgvswctl |= MEMCTL_CMD_STS;
4697 I915_WRITE16(MEMSWCTL, rgvswctl);
4698
4699 return true;
4700}
4701
91d14251 4702static void ironlake_enable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4703{
84f1b20f 4704 u32 rgvmodectl;
2b4e57bd
ED		 4705 u8 fmax, fmin, fstart, vstart;
4706
9270388e
DV		 4707 spin_lock_irq(&mchdev_lock);
4708
84f1b20f
TU		 4709 rgvmodectl = I915_READ(MEMMODECTL);
4710
2b4e57bd
ED		 4711 /* Enable temp reporting */
4712 I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
4713 I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
4714
4715 /* 100ms RC evaluation intervals */
4716 I915_WRITE(RCUPEI, 100000);
4717 I915_WRITE(RCDNEI, 100000);
4718
4719 /* Set max/min thresholds to 90ms and 80ms respectively */
4720 I915_WRITE(RCBMAXAVG, 90000);
4721 I915_WRITE(RCBMINAVG, 80000);
4722
4723 I915_WRITE(MEMIHYST, 1);
4724
4725 /* Set up min, max, and cur for interrupt handling */
4726 fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
4727 fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
4728 fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
4729 MEMMODE_FSTART_SHIFT;
4730
616847e7 4731 vstart = (I915_READ(PXVFREQ(fstart)) & PXVFREQ_PX_MASK) >>
2b4e57bd
ED		 4732 PXVFREQ_PX_SHIFT;
4733
20e4d407
DV		 4734 dev_priv->ips.fmax = fmax; /* IPS callback will increase this */
4735 dev_priv->ips.fstart = fstart;
2b4e57bd 4736
20e4d407
DV		 4737 dev_priv->ips.max_delay = fstart;
4738 dev_priv->ips.min_delay = fmin;
4739 dev_priv->ips.cur_delay = fstart;
2b4e57bd
ED		 4740
4741 DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
4742 fmax, fmin, fstart);
4743
4744 I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
4745
4746 /*
4747 * Interrupts will be enabled in ironlake_irq_postinstall
4748 */
4749
4750 I915_WRITE(VIDSTART, vstart);
4751 POSTING_READ(VIDSTART);
4752
4753 rgvmodectl |= MEMMODE_SWMODE_EN;
4754 I915_WRITE(MEMMODECTL, rgvmodectl);
4755
9270388e 4756 if (wait_for_atomic((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
2b4e57bd 4757 DRM_ERROR("stuck trying to change perf mode\n");
dd92d8de 4758 mdelay(1);
2b4e57bd 4759
91d14251 4760 ironlake_set_drps(dev_priv, fstart);
2b4e57bd 4761
7d81c3e0
VS		 4762 dev_priv->ips.last_count1 = I915_READ(DMIEC) +
4763 I915_READ(DDREC) + I915_READ(CSIEC);
20e4d407 4764 dev_priv->ips.last_time1 = jiffies_to_msecs(jiffies);
7d81c3e0 4765 dev_priv->ips.last_count2 = I915_READ(GFXEC);
5ed0bdf2 4766 dev_priv->ips.last_time2 = ktime_get_raw_ns();
9270388e
DV		 4767
4768 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4769}
4770
91d14251 4771static void ironlake_disable_drps(struct drm_i915_private *dev_priv)
2b4e57bd 4772{
9270388e
DV		 4773 u16 rgvswctl;
4774
4775 spin_lock_irq(&mchdev_lock);
4776
4777 rgvswctl = I915_READ16(MEMSWCTL);
2b4e57bd
ED		 4778
4779 /* Ack interrupts, disable EFC interrupt */
4780 I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
4781 I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
4782 I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
4783 I915_WRITE(DEIIR, DE_PCU_EVENT);
4784 I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
4785
4786 /* Go back to the starting frequency */
91d14251 4787 ironlake_set_drps(dev_priv, dev_priv->ips.fstart);
dd92d8de 4788 mdelay(1);
2b4e57bd
ED		 4789 rgvswctl |= MEMCTL_CMD_STS;
4790 I915_WRITE(MEMSWCTL, rgvswctl);
dd92d8de 4791 mdelay(1);
2b4e57bd 4792
9270388e 4793 spin_unlock_irq(&mchdev_lock);
2b4e57bd
ED		 4794}
4795
acbe9475
DV		 4796/* There's a funny hw issue where the hw returns all 0 when reading from
4797 * GEN6_RP_INTERRUPT_LIMITS. Hence we always need to compute the desired value
4798 * ourselves, instead of doing a rmw cycle (which might result in us clearing
4799 * all limits and the gpu stuck at whatever frequency it is at atm).
4800 */
74ef1173 4801static u32 intel_rps_limits(struct drm_i915_private *dev_priv, u8 val)
2b4e57bd 4802{
7b9e0ae6 4803 u32 limits;
2b4e57bd 4804
20b46e59
DV		 4805 /* Only set the down limit when we've reached the lowest level to avoid
4806 * getting more interrupts, otherwise leave this clear. This prevents a
4807 * race in the hw when coming out of rc6: There's a tiny window where
4808 * the hw runs at the minimal clock before selecting the desired
4809 * frequency, if the down threshold expires in that window we will not
4810 * receive a down interrupt. */
2d1fe073 4811 if (IS_GEN9(dev_priv)) {
74ef1173
AG		 4812 limits = (dev_priv->rps.max_freq_softlimit) << 23;
4813 if (val <= dev_priv->rps.min_freq_softlimit)
4814 limits |= (dev_priv->rps.min_freq_softlimit) << 14;
4815 } else {
4816 limits = dev_priv->rps.max_freq_softlimit << 24;
4817 if (val <= dev_priv->rps.min_freq_softlimit)
4818 limits |= dev_priv->rps.min_freq_softlimit << 16;
4819 }
20b46e59
DV		 4820
4821 return limits;
4822}
4823
dd75fdc8
CW		 4824static void gen6_set_rps_thresholds(struct drm_i915_private *dev_priv, u8 val)
4825{
4826 int new_power;
8a586437
AG		 4827 u32 threshold_up = 0, threshold_down = 0; /* in % */
4828 u32 ei_up = 0, ei_down = 0;
dd75fdc8
CW		 4829
4830 new_power = dev_priv->rps.power;
4831 switch (dev_priv->rps.power) {
4832 case LOW_POWER:
a72b5623
CW		 4833 if (val > dev_priv->rps.efficient_freq + 1 &&
4834 val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4835 new_power = BETWEEN;
4836 break;
4837
4838 case BETWEEN:
a72b5623
CW		 4839 if (val <= dev_priv->rps.efficient_freq &&
4840 val < dev_priv->rps.cur_freq)
dd75fdc8 4841 new_power = LOW_POWER;
a72b5623
CW		 4842 else if (val >= dev_priv->rps.rp0_freq &&
4843 val > dev_priv->rps.cur_freq)
dd75fdc8
CW		 4844 new_power = HIGH_POWER;
4845 break;
4846
4847 case HIGH_POWER:
a72b5623
CW		 4848 if (val < (dev_priv->rps.rp1_freq + dev_priv->rps.rp0_freq) >> 1 &&
4849 val < dev_priv->rps.cur_freq)
dd75fdc8
CW		 4850 new_power = BETWEEN;
4851 break;
4852 }
4853 /* Max/min bins are special */
aed242ff 4854 if (val <= dev_priv->rps.min_freq_softlimit)
dd75fdc8 4855 new_power = LOW_POWER;
aed242ff 4856 if (val >= dev_priv->rps.max_freq_softlimit)
dd75fdc8
CW		 4857 new_power = HIGH_POWER;
4858 if (new_power == dev_priv->rps.power)
4859 return;
4860
4861 /* Note the units here are not exactly 1us, but 1280ns. */
4862 switch (new_power) {
4863 case LOW_POWER:
4864 /* Upclock if more than 95% busy over 16ms */
8a586437
AG		 4865 ei_up = 16000;
4866 threshold_up = 95;
dd75fdc8
CW		 4867
4868 /* Downclock if less than 85% busy over 32ms */
8a586437
AG		 4869 ei_down = 32000;
4870 threshold_down = 85;
dd75fdc8
CW		 4871 break;
4872
4873 case BETWEEN:
4874 /* Upclock if more than 90% busy over 13ms */
8a586437
AG		 4875 ei_up = 13000;
4876 threshold_up = 90;
dd75fdc8
CW		 4877
4878 /* Downclock if less than 75% busy over 32ms */
8a586437
AG		 4879 ei_down = 32000;
4880 threshold_down = 75;
dd75fdc8
CW		 4881 break;
4882
4883 case HIGH_POWER:
4884 /* Upclock if more than 85% busy over 10ms */
8a586437
AG		 4885 ei_up = 10000;
4886 threshold_up = 85;
dd75fdc8
CW		 4887
4888 /* Downclock if less than 60% busy over 32ms */
8a586437
AG		 4889 ei_down = 32000;
4890 threshold_down = 60;
dd75fdc8
CW		 4891 break;
4892 }
4893
8a586437 4894 I915_WRITE(GEN6_RP_UP_EI,
a72b5623 4895 GT_INTERVAL_FROM_US(dev_priv, ei_up));
8a586437 4896 I915_WRITE(GEN6_RP_UP_THRESHOLD,
a72b5623
CW		 4897 GT_INTERVAL_FROM_US(dev_priv,
4898 ei_up * threshold_up / 100));
8a586437
AG		 4899
4900 I915_WRITE(GEN6_RP_DOWN_EI,
a72b5623 4901 GT_INTERVAL_FROM_US(dev_priv, ei_down));
8a586437 4902 I915_WRITE(GEN6_RP_DOWN_THRESHOLD,
a72b5623
CW		 4903 GT_INTERVAL_FROM_US(dev_priv,
4904 ei_down * threshold_down / 100));
4905
4906 I915_WRITE(GEN6_RP_CONTROL,
4907 GEN6_RP_MEDIA_TURBO |
4908 GEN6_RP_MEDIA_HW_NORMAL_MODE |
4909 GEN6_RP_MEDIA_IS_GFX |
4910 GEN6_RP_ENABLE |
4911 GEN6_RP_UP_BUSY_AVG |
4912 GEN6_RP_DOWN_IDLE_AVG);
8a586437 4913
dd75fdc8 4914 dev_priv->rps.power = new_power;
8fb55197
CW		 4915 dev_priv->rps.up_threshold = threshold_up;
4916 dev_priv->rps.down_threshold = threshold_down;
dd75fdc8
CW		 4917 dev_priv->rps.last_adj = 0;
4918}
4919
2876ce73
CW		 4920static u32 gen6_rps_pm_mask(struct drm_i915_private *dev_priv, u8 val)
4921{
4922 u32 mask = 0;
4923
4924 if (val > dev_priv->rps.min_freq_softlimit)
6f4b12f8 4925 mask |= GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_DOWN_THRESHOLD | GEN6_PM_RP_DOWN_TIMEOUT;
2876ce73 4926 if (val < dev_priv->rps.max_freq_softlimit)
6f4b12f8 4927 mask |= GEN6_PM_RP_UP_EI_EXPIRED | GEN6_PM_RP_UP_THRESHOLD;
2876ce73 4928
7b3c29f6
CW		 4929 mask &= dev_priv->pm_rps_events;
4930
59d02a1f 4931 return gen6_sanitize_rps_pm_mask(dev_priv, ~mask);
2876ce73
CW		 4932}
4933
b8a5ff8d
JM		 4934/* gen6_set_rps is called to update the frequency request, but should also be
4935 * called when the range (min_delay and max_delay) is modified so that we can
4936 * update the GEN6_RP_INTERRUPT_LIMITS register accordingly. */
dc97997a 4937static void gen6_set_rps(struct drm_i915_private *dev_priv, u8 val)
20b46e59 4938{
23eafea6 4939 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 4940 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1))
23eafea6
SAK		 4941 return;
4942
4fc688ce 4943 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4944 WARN_ON(val > dev_priv->rps.max_freq);
4945 WARN_ON(val < dev_priv->rps.min_freq);
004777cb 4946
eb64cad1
CW		 4947 /* min/max delay may still have been modified so be sure to
4948 * write the limits value.
4949 */
4950 if (val != dev_priv->rps.cur_freq) {
4951 gen6_set_rps_thresholds(dev_priv, val);
b8a5ff8d 4952
dc97997a 4953 if (IS_GEN9(dev_priv))
5704195c
AG		 4954 I915_WRITE(GEN6_RPNSWREQ,
4955 GEN9_FREQUENCY(val));
dc97997a 4956 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
eb64cad1
CW		 4957 I915_WRITE(GEN6_RPNSWREQ,
4958 HSW_FREQUENCY(val));
4959 else
4960 I915_WRITE(GEN6_RPNSWREQ,
4961 GEN6_FREQUENCY(val) |
4962 GEN6_OFFSET(0) |
4963 GEN6_AGGRESSIVE_TURBO);
b8a5ff8d 4964 }
7b9e0ae6 4965
7b9e0ae6
CW		 4966 /* Make sure we continue to get interrupts
4967 * until we hit the minimum or maximum frequencies.
4968 */
74ef1173 4969 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS, intel_rps_limits(dev_priv, val));
2876ce73 4970 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
7b9e0ae6 4971
d5570a72
BW		 4972 POSTING_READ(GEN6_RPNSWREQ);
4973
b39fb297 4974 dev_priv->rps.cur_freq = val;
0f94592e 4975 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
2b4e57bd
ED		 4976}
4977
dc97997a 4978static void valleyview_set_rps(struct drm_i915_private *dev_priv, u8 val)
ffe02b40 4979{
ffe02b40 4980 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
aed242ff
CW		 4981 WARN_ON(val > dev_priv->rps.max_freq);
4982 WARN_ON(val < dev_priv->rps.min_freq);
ffe02b40 4983
dc97997a 4984 if (WARN_ONCE(IS_CHERRYVIEW(dev_priv) && (val & 1),
ffe02b40
VS		 4985 "Odd GPU freq value\n"))
4986 val &= ~1;
4987
cd25dd5b
D		 4988 I915_WRITE(GEN6_PMINTRMSK, gen6_rps_pm_mask(dev_priv, val));
4989
8fb55197 4990 if (val != dev_priv->rps.cur_freq) {
ffe02b40 4991 vlv_punit_write(dev_priv, PUNIT_REG_GPU_FREQ_REQ, val);
8fb55197
CW		 4992 if (!IS_CHERRYVIEW(dev_priv))
4993 gen6_set_rps_thresholds(dev_priv, val);
4994 }
ffe02b40 4995
ffe02b40
VS		 4996 dev_priv->rps.cur_freq = val;
4997 trace_intel_gpu_freq_change(intel_gpu_freq(dev_priv, val));
4998}
4999
a7f6e231 5000/* vlv_set_rps_idle: Set the frequency to idle, if Gfx clocks are down
76c3552f
D		 5001 *
5002 * * If Gfx is Idle, then
a7f6e231
D		 5003 * 1. Forcewake Media well.
5004 * 2. Request idle freq.
5005 * 3. Release Forcewake of Media well.
76c3552f
D		 5006*/
5007static void vlv_set_rps_idle(struct drm_i915_private *dev_priv)
5008{
aed242ff 5009 u32 val = dev_priv->rps.idle_freq;
5549d25f 5010
aed242ff 5011 if (dev_priv->rps.cur_freq <= val)
76c3552f
D		 5012 return;
5013
c9efef7b
CW		 5014 /* The punit delays the write of the frequency and voltage until it
5015 * determines the GPU is awake. During normal usage we don't want to
5016 * waste power changing the frequency if the GPU is sleeping (rc6).
5017 * However, the GPU and driver is now idle and we do not want to delay
5018 * switching to minimum voltage (reducing power whilst idle) as we do
5019 * not expect to be woken in the near future and so must flush the
5020 * change by waking the device.
5021 *
5022 * We choose to take the media powerwell (either would do to trick the
5023 * punit into committing the voltage change) as that takes a lot less
5024 * power than the render powerwell.
5025 */
a7f6e231 5026 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_MEDIA);
dc97997a 5027 valleyview_set_rps(dev_priv, val);
a7f6e231 5028 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_MEDIA);
76c3552f
D		 5029}
5030
43cf3bf0
CW		 5031void gen6_rps_busy(struct drm_i915_private *dev_priv)
5032{
5033 mutex_lock(&dev_priv->rps.hw_lock);
5034 if (dev_priv->rps.enabled) {
5035 if (dev_priv->pm_rps_events & (GEN6_PM_RP_DOWN_EI_EXPIRED | GEN6_PM_RP_UP_EI_EXPIRED))
5036 gen6_rps_reset_ei(dev_priv);
5037 I915_WRITE(GEN6_PMINTRMSK,
5038 gen6_rps_pm_mask(dev_priv, dev_priv->rps.cur_freq));
2b83c4c4 5039
c33d247d
CW		 5040 gen6_enable_rps_interrupts(dev_priv);
5041
2b83c4c4
MW		 5042 /* Ensure we start at the user's desired frequency */
5043 intel_set_rps(dev_priv,
5044 clamp(dev_priv->rps.cur_freq,
5045 dev_priv->rps.min_freq_softlimit,
5046 dev_priv->rps.max_freq_softlimit));
43cf3bf0
CW		 5047 }
5048 mutex_unlock(&dev_priv->rps.hw_lock);
5049}
5050
b29c19b6
CW		 5051void gen6_rps_idle(struct drm_i915_private *dev_priv)
5052{
c33d247d
CW		 5053 /* Flush our bottom-half so that it does not race with us
5054 * setting the idle frequency and so that it is bounded by
5055 * our rpm wakeref. And then disable the interrupts to stop any
5056 * futher RPS reclocking whilst we are asleep.
5057 */
5058 gen6_disable_rps_interrupts(dev_priv);
5059
b29c19b6 5060 mutex_lock(&dev_priv->rps.hw_lock);
c0951f0c 5061 if (dev_priv->rps.enabled) {
dc97997a 5062 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
76c3552f 5063 vlv_set_rps_idle(dev_priv);
7526ed79 5064 else
dc97997a 5065 gen6_set_rps(dev_priv, dev_priv->rps.idle_freq);
c0951f0c 5066 dev_priv->rps.last_adj = 0;
12c100bf
VS		 5067 I915_WRITE(GEN6_PMINTRMSK,
5068 gen6_sanitize_rps_pm_mask(dev_priv, ~0));
c0951f0c 5069 }
8d3afd7d 5070 mutex_unlock(&dev_priv->rps.hw_lock);
1854d5ca 5071
8d3afd7d 5072 spin_lock(&dev_priv->rps.client_lock);
1854d5ca
CW		 5073 while (!list_empty(&dev_priv->rps.clients))
5074 list_del_init(dev_priv->rps.clients.next);
8d3afd7d 5075 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 5076}
5077
1854d5ca 5078void gen6_rps_boost(struct drm_i915_private *dev_priv,
e61b9958
CW		 5079 struct intel_rps_client *rps,
5080 unsigned long submitted)
b29c19b6 5081{
8d3afd7d
CW		 5082 /* This is intentionally racy! We peek at the state here, then
5083 * validate inside the RPS worker.
5084 */
67d97da3 5085 if (!(dev_priv->gt.awake &&
8d3afd7d 5086 dev_priv->rps.enabled &&
29ecd78d 5087 dev_priv->rps.cur_freq < dev_priv->rps.boost_freq))
8d3afd7d 5088 return;
43cf3bf0 5089
e61b9958
CW		 5090 /* Force a RPS boost (and don't count it against the client) if
5091 * the GPU is severely congested.
5092 */
d0bc54f2 5093 if (rps && time_after(jiffies, submitted + DRM_I915_THROTTLE_JIFFIES))
e61b9958
CW		 5094 rps = NULL;
5095
8d3afd7d
CW		 5096 spin_lock(&dev_priv->rps.client_lock);
5097 if (rps == NULL || list_empty(&rps->link)) {
5098 spin_lock_irq(&dev_priv->irq_lock);
5099 if (dev_priv->rps.interrupts_enabled) {
5100 dev_priv->rps.client_boost = true;
c33d247d 5101 schedule_work(&dev_priv->rps.work);
8d3afd7d
CW		 5102 }
5103 spin_unlock_irq(&dev_priv->irq_lock);
1854d5ca 5104
2e1b8730
CW		 5105 if (rps != NULL) {
5106 list_add(&rps->link, &dev_priv->rps.clients);
5107 rps->boosts++;
1854d5ca
CW		 5108 } else
5109 dev_priv->rps.boosts++;
c0951f0c 5110 }
8d3afd7d 5111 spin_unlock(&dev_priv->rps.client_lock);
b29c19b6
CW		 5112}
5113
dc97997a 5114void intel_set_rps(struct drm_i915_private *dev_priv, u8 val)
0a073b84 5115{
dc97997a
CW		 5116 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
5117 valleyview_set_rps(dev_priv, val);
ffe02b40 5118 else
dc97997a 5119 gen6_set_rps(dev_priv, val);
0a073b84
JB		 5120}
5121
dc97997a 5122static void gen9_disable_rc6(struct drm_i915_private *dev_priv)
20e49366 5123{
20e49366 5124 I915_WRITE(GEN6_RC_CONTROL, 0);
38c23527 5125 I915_WRITE(GEN9_PG_ENABLE, 0);
20e49366
ZW		 5126}
5127
dc97997a 5128static void gen9_disable_rps(struct drm_i915_private *dev_priv)
2030d684 5129{
2030d684
AG		 5130 I915_WRITE(GEN6_RP_CONTROL, 0);
5131}
5132
dc97997a 5133static void gen6_disable_rps(struct drm_i915_private *dev_priv)
d20d4f0c 5134{
d20d4f0c 5135 I915_WRITE(GEN6_RC_CONTROL, 0);
44fc7d5c 5136 I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
2030d684 5137 I915_WRITE(GEN6_RP_CONTROL, 0);
44fc7d5c
DV		 5138}
5139
dc97997a 5140static void cherryview_disable_rps(struct drm_i915_private *dev_priv)
38807746 5141{
38807746
D		 5142 I915_WRITE(GEN6_RC_CONTROL, 0);
5143}
5144
dc97997a 5145static void valleyview_disable_rps(struct drm_i915_private *dev_priv)
44fc7d5c 5146{
98a2e5f9
D		 5147 /* we're doing forcewake before Disabling RC6,
5148 * This what the BIOS expects when going into suspend */
59bad947 5149 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
98a2e5f9 5150
44fc7d5c 5151 I915_WRITE(GEN6_RC_CONTROL, 0);
d20d4f0c 5152
59bad947 5153 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
d20d4f0c
JB		 5154}
5155
dc97997a 5156static void intel_print_rc6_info(struct drm_i915_private *dev_priv, u32 mode)
dc39fff7 5157{
dc97997a 5158 if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
91ca689a
ID		 5159 if (mode & (GEN7_RC_CTL_TO_MODE | GEN6_RC_CTL_EI_MODE(1)))
5160 mode = GEN6_RC_CTL_RC6_ENABLE;
5161 else
5162 mode = 0;
5163 }
dc97997a 5164 if (HAS_RC6p(dev_priv))
b99d49cc
ID		 5165 DRM_DEBUG_DRIVER("Enabling RC6 states: "
5166 "RC6 %s RC6p %s RC6pp %s\n",
5167 onoff(mode & GEN6_RC_CTL_RC6_ENABLE),
5168 onoff(mode & GEN6_RC_CTL_RC6p_ENABLE),
5169 onoff(mode & GEN6_RC_CTL_RC6pp_ENABLE));
58abf1da
RV		 5170
5171 else
b99d49cc
ID		 5172 DRM_DEBUG_DRIVER("Enabling RC6 states: RC6 %s\n",
5173 onoff(mode & GEN6_RC_CTL_RC6_ENABLE));
dc39fff7
BW		 5174}
5175
dc97997a 5176static bool bxt_check_bios_rc6_setup(struct drm_i915_private *dev_priv)
274008e8 5177{
72e96d64 5178 struct i915_ggtt *ggtt = &dev_priv->ggtt;
274008e8
SAK		 5179 bool enable_rc6 = true;
5180 unsigned long rc6_ctx_base;
fc619841
ID		 5181 u32 rc_ctl;
5182 int rc_sw_target;
5183
5184 rc_ctl = I915_READ(GEN6_RC_CONTROL);
5185 rc_sw_target = (I915_READ(GEN6_RC_STATE) & RC_SW_TARGET_STATE_MASK) >>
5186 RC_SW_TARGET_STATE_SHIFT;
5187 DRM_DEBUG_DRIVER("BIOS enabled RC states: "
5188 "HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n",
5189 onoff(rc_ctl & GEN6_RC_CTL_HW_ENABLE),
5190 onoff(rc_ctl & GEN6_RC_CTL_RC6_ENABLE),
5191 rc_sw_target);
274008e8
SAK		 5192
5193 if (!(I915_READ(RC6_LOCATION) & RC6_CTX_IN_DRAM)) {
b99d49cc 5194 DRM_DEBUG_DRIVER("RC6 Base location not set properly.\n");
274008e8
SAK		 5195 enable_rc6 = false;
5196 }
5197
5198 /*
5199 * The exact context size is not known for BXT, so assume a page size
5200 * for this check.
5201 */
5202 rc6_ctx_base = I915_READ(RC6_CTX_BASE) & RC6_CTX_BASE_MASK;
72e96d64
JL		 5203 if (!((rc6_ctx_base >= ggtt->stolen_reserved_base) &&
5204 (rc6_ctx_base + PAGE_SIZE <= ggtt->stolen_reserved_base +
5205 ggtt->stolen_reserved_size))) {
b99d49cc 5206 DRM_DEBUG_DRIVER("RC6 Base address not as expected.\n");
274008e8
SAK		 5207 enable_rc6 = false;
5208 }
5209
5210 if (!(((I915_READ(PWRCTX_MAXCNT_RCSUNIT) & IDLE_TIME_MASK) > 1) &&
5211 ((I915_READ(PWRCTX_MAXCNT_VCSUNIT0) & IDLE_TIME_MASK) > 1) &&
5212 ((I915_READ(PWRCTX_MAXCNT_BCSUNIT) & IDLE_TIME_MASK) > 1) &&
5213 ((I915_READ(PWRCTX_MAXCNT_VECSUNIT) & IDLE_TIME_MASK) > 1))) {
b99d49cc 5214 DRM_DEBUG_DRIVER("Engine Idle wait time not set properly.\n");
274008e8
SAK		 5215 enable_rc6 = false;
5216 }
5217
fc619841
ID		 5218 if (!I915_READ(GEN8_PUSHBUS_CONTROL) ||
5219 !I915_READ(GEN8_PUSHBUS_ENABLE) ||
5220 !I915_READ(GEN8_PUSHBUS_SHIFT)) {
5221 DRM_DEBUG_DRIVER("Pushbus not setup properly.\n");
5222 enable_rc6 = false;
5223 }
5224
5225 if (!I915_READ(GEN6_GFXPAUSE)) {
5226 DRM_DEBUG_DRIVER("GFX pause not setup properly.\n");
5227 enable_rc6 = false;
5228 }
5229
5230 if (!I915_READ(GEN8_MISC_CTRL0)) {
5231 DRM_DEBUG_DRIVER("GPM control not setup properly.\n");
274008e8
SAK		 5232 enable_rc6 = false;
5233 }
5234
5235 return enable_rc6;
5236}
5237
dc97997a 5238int sanitize_rc6_option(struct drm_i915_private *dev_priv, int enable_rc6)
2b4e57bd 5239{
e7d66d89 5240 /* No RC6 before Ironlake and code is gone for ilk. */
dc97997a 5241 if (INTEL_INFO(dev_priv)->gen < 6)
e6069ca8
ID		 5242 return 0;
5243
274008e8
SAK		 5244 if (!enable_rc6)
5245 return 0;
5246
cc3f90f0 5247 if (IS_GEN9_LP(dev_priv) && !bxt_check_bios_rc6_setup(dev_priv)) {
274008e8
SAK		 5248 DRM_INFO("RC6 disabled by BIOS\n");
5249 return 0;
5250 }
5251
456470eb 5252 /* Respect the kernel parameter if it is set */
e6069ca8
ID		 5253 if (enable_rc6 >= 0) {
5254 int mask;
5255
dc97997a 5256 if (HAS_RC6p(dev_priv))
e6069ca8
ID		 5257 mask = INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE |
5258 INTEL_RC6pp_ENABLE;
5259 else
5260 mask = INTEL_RC6_ENABLE;
5261
5262 if ((enable_rc6 & mask) != enable_rc6)
b99d49cc
ID		 5263 DRM_DEBUG_DRIVER("Adjusting RC6 mask to %d "
5264 "(requested %d, valid %d)\n",
5265 enable_rc6 & mask, enable_rc6, mask);
e6069ca8
ID		 5266
5267 return enable_rc6 & mask;
5268 }
2b4e57bd 5269
dc97997a 5270 if (IS_IVYBRIDGE(dev_priv))
cca84a1f 5271 return (INTEL_RC6_ENABLE | INTEL_RC6p_ENABLE);
8bade1ad
BW		 5272
5273 return INTEL_RC6_ENABLE;
2b4e57bd
ED		 5274}
5275
dc97997a 5276static void gen6_init_rps_frequencies(struct drm_i915_private *dev_priv)
3280e8b0
BW		 5277{
5278 /* All of these values are in units of 50MHz */
773ea9a8 5279
93ee2920 5280 /* static values from HW: RP0 > RP1 > RPn (min_freq) */
cc3f90f0 5281 if (IS_GEN9_LP(dev_priv)) {
773ea9a8 5282 u32 rp_state_cap = I915_READ(BXT_RP_STATE_CAP);
35040562
BP		 5283 dev_priv->rps.rp0_freq = (rp_state_cap >> 16) & 0xff;
5284 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
5285 dev_priv->rps.min_freq = (rp_state_cap >> 0) & 0xff;
5286 } else {
773ea9a8 5287 u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
35040562
BP		 5288 dev_priv->rps.rp0_freq = (rp_state_cap >> 0) & 0xff;
5289 dev_priv->rps.rp1_freq = (rp_state_cap >> 8) & 0xff;
5290 dev_priv->rps.min_freq = (rp_state_cap >> 16) & 0xff;
5291 }
3280e8b0 5292 /* hw_max = RP0 until we check for overclocking */
773ea9a8 5293 dev_priv->rps.max_freq = dev_priv->rps.rp0_freq;
3280e8b0 5294
93ee2920 5295 dev_priv->rps.efficient_freq = dev_priv->rps.rp1_freq;
dc97997a
CW		 5296 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv) ||
5297 IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
773ea9a8
CW		 5298 u32 ddcc_status = 0;
5299
5300 if (sandybridge_pcode_read(dev_priv,
5301 HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL,
5302 &ddcc_status) == 0)
93ee2920 5303 dev_priv->rps.efficient_freq =
46efa4ab
TR		 5304 clamp_t(u8,
5305 ((ddcc_status >> 8) & 0xff),
5306 dev_priv->rps.min_freq,
5307 dev_priv->rps.max_freq);
93ee2920
TR		 5308 }
5309
dc97997a 5310 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
c5e0688c 5311 /* Store the frequency values in 16.66 MHZ units, which is
773ea9a8
CW		 5312 * the natural hardware unit for SKL
5313 */
c5e0688c
AG		 5314 dev_priv->rps.rp0_freq *= GEN9_FREQ_SCALER;
5315 dev_priv->rps.rp1_freq *= GEN9_FREQ_SCALER;
5316 dev_priv->rps.min_freq *= GEN9_FREQ_SCALER;
5317 dev_priv->rps.max_freq *= GEN9_FREQ_SCALER;
5318 dev_priv->rps.efficient_freq *= GEN9_FREQ_SCALER;
5319 }
3280e8b0
BW		 5320}
5321
3a45b05c
CW		 5322static void reset_rps(struct drm_i915_private *dev_priv,
5323 void (*set)(struct drm_i915_private *, u8))
5324{
5325 u8 freq = dev_priv->rps.cur_freq;
5326
5327 /* force a reset */
5328 dev_priv->rps.power = -1;
5329 dev_priv->rps.cur_freq = -1;
5330
5331 set(dev_priv, freq);
5332}
5333
b6fef0ef 5334/* See the Gen9_GT_PM_Programming_Guide doc for the below */
dc97997a 5335static void gen9_enable_rps(struct drm_i915_private *dev_priv)
b6fef0ef 5336{
b6fef0ef
JB		 5337 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
5338
23eafea6 5339 /* WaGsvDisableTurbo: Workaround to disable turbo on BXT A* */
dc97997a 5340 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
2030d684
AG		 5341 /*
5342 * BIOS could leave the Hw Turbo enabled, so need to explicitly
5343 * clear out the Control register just to avoid inconsitency
5344 * with debugfs interface, which will show Turbo as enabled
5345 * only and that is not expected by the User after adding the
5346 * WaGsvDisableTurbo. Apart from this there is no problem even
5347 * if the Turbo is left enabled in the Control register, as the
5348 * Up/Down interrupts would remain masked.
5349 */
dc97997a 5350 gen9_disable_rps(dev_priv);
23eafea6
SAK		 5351 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
5352 return;
5353 }
5354
0beb059a
AG		 5355 /* Program defaults and thresholds for RPS*/
5356 I915_WRITE(GEN6_RC_VIDEO_FREQ,
5357 GEN9_FREQUENCY(dev_priv->rps.rp1_freq));
5358
5359 /* 1 second timeout*/
5360 I915_WRITE(GEN6_RP_DOWN_TIMEOUT,
5361 GT_INTERVAL_FROM_US(dev_priv, 1000000));
5362
b6fef0ef 5363 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 0xa);
b6fef0ef 5364
0beb059a
AG		 5365 /* Leaning on the below call to gen6_set_rps to program/setup the
5366 * Up/Down EI & threshold registers, as well as the RP_CONTROL,
5367 * RP_INTERRUPT_LIMITS & RPNSWREQ registers */
3a45b05c 5368 reset_rps(dev_priv, gen6_set_rps);
b6fef0ef
JB		 5369
5370 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
5371}
5372
dc97997a 5373static void gen9_enable_rc6(struct drm_i915_private *dev_priv)
20e49366 5374{
e2f80391 5375 struct intel_engine_cs *engine;
3b3f1650 5376 enum intel_engine_id id;
20e49366 5377 uint32_t rc6_mask = 0;
20e49366
ZW		 5378
5379 /* 1a: Software RC state - RC0 */
5380 I915_WRITE(GEN6_RC_STATE, 0);
5381
5382 /* 1b: Get forcewake during program sequence. Although the driver
5383 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5384 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5385
5386 /* 2a: Disable RC states. */
5387 I915_WRITE(GEN6_RC_CONTROL, 0);
5388
5389 /* 2b: Program RC6 thresholds.*/
63a4dec2
SAK		 5390
5391 /* WaRsDoubleRc6WrlWithCoarsePowerGating: Doubling WRL only when CPG is enabled */
dc97997a 5392 if (IS_SKYLAKE(dev_priv))
63a4dec2
SAK		 5393 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 108 << 16);
5394 else
5395 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 54 << 16);
20e49366
ZW		 5396 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5397 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
3b3f1650 5398 for_each_engine(engine, dev_priv, id)
e2f80391 5399 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
97c322e7 5400
1a3d1898 5401 if (HAS_GUC(dev_priv))
97c322e7
SAK		 5402 I915_WRITE(GUC_MAX_IDLE_COUNT, 0xA);
5403
20e49366 5404 I915_WRITE(GEN6_RC_SLEEP, 0);
20e49366 5405
38c23527
ZW		 5406 /* 2c: Program Coarse Power Gating Policies. */
5407 I915_WRITE(GEN9_MEDIA_PG_IDLE_HYSTERESIS, 25);
5408 I915_WRITE(GEN9_RENDER_PG_IDLE_HYSTERESIS, 25);
5409
20e49366 5410 /* 3a: Enable RC6 */
dc97997a 5411 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
20e49366 5412 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
87ad3212 5413 DRM_INFO("RC6 %s\n", onoff(rc6_mask & GEN6_RC_CTL_RC6_ENABLE));
4ff40a41 5414 /* WaRsUseTimeoutMode:bxt */
9fc736e8 5415 if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) {
3e7732a0 5416 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us */
e3429cd2
SAK		 5417 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5418 GEN7_RC_CTL_TO_MODE |
5419 rc6_mask);
3e7732a0
SAK		 5420 } else {
5421 I915_WRITE(GEN6_RC6_THRESHOLD, 37500); /* 37.5/125ms per EI */
e3429cd2
SAK		 5422 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5423 GEN6_RC_CTL_EI_MODE(1) |
5424 rc6_mask);
3e7732a0 5425 }
20e49366 5426
cb07bae0
SK		 5427 /*
5428 * 3b: Enable Coarse Power Gating only when RC6 is enabled.
f2d2fe95 5429 * WaRsDisableCoarsePowerGating:skl,bxt - Render/Media PG need to be disabled with RC6.
cb07bae0 5430 */
dc97997a 5431 if (NEEDS_WaRsDisableCoarsePowerGating(dev_priv))
f2d2fe95
SAK		 5432 I915_WRITE(GEN9_PG_ENABLE, 0);
5433 else
5434 I915_WRITE(GEN9_PG_ENABLE, (rc6_mask & GEN6_RC_CTL_RC6_ENABLE) ?
5435 (GEN9_RENDER_PG_ENABLE | GEN9_MEDIA_PG_ENABLE) : 0);
38c23527 5436
59bad947 5437 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
20e49366
ZW		 5438}
5439
dc97997a 5440static void gen8_enable_rps(struct drm_i915_private *dev_priv)
6edee7f3 5441{
e2f80391 5442 struct intel_engine_cs *engine;
3b3f1650 5443 enum intel_engine_id id;
93ee2920 5444 uint32_t rc6_mask = 0;
6edee7f3
BW		 5445
5446 /* 1a: Software RC state - RC0 */
5447 I915_WRITE(GEN6_RC_STATE, 0);
5448
5449 /* 1c & 1d: Get forcewake during program sequence. Although the driver
5450 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 5451 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5452
5453 /* 2a: Disable RC states. */
5454 I915_WRITE(GEN6_RC_CONTROL, 0);
5455
6edee7f3
BW		 5456 /* 2b: Program RC6 thresholds.*/
5457 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
5458 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
5459 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
3b3f1650 5460 for_each_engine(engine, dev_priv, id)
e2f80391 5461 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
6edee7f3 5462 I915_WRITE(GEN6_RC_SLEEP, 0);
dc97997a 5463 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5464 I915_WRITE(GEN6_RC6_THRESHOLD, 625); /* 800us/1.28 for TO */
5465 else
5466 I915_WRITE(GEN6_RC6_THRESHOLD, 50000); /* 50/125ms per EI */
6edee7f3
BW		 5467
5468 /* 3: Enable RC6 */
dc97997a 5469 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6edee7f3 5470 rc6_mask = GEN6_RC_CTL_RC6_ENABLE;
dc97997a
CW		 5471 intel_print_rc6_info(dev_priv, rc6_mask);
5472 if (IS_BROADWELL(dev_priv))
0d68b25e
TR		 5473 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5474 GEN7_RC_CTL_TO_MODE |
5475 rc6_mask);
5476 else
5477 I915_WRITE(GEN6_RC_CONTROL, GEN6_RC_CTL_HW_ENABLE |
5478 GEN6_RC_CTL_EI_MODE(1) |
5479 rc6_mask);
6edee7f3
BW		 5480
5481 /* 4 Program defaults and thresholds for RPS*/
f9bdc585
BW		 5482 I915_WRITE(GEN6_RPNSWREQ,
5483 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
5484 I915_WRITE(GEN6_RC_VIDEO_FREQ,
5485 HSW_FREQUENCY(dev_priv->rps.rp1_freq));
7526ed79
DV		 5486 /* NB: Docs say 1s, and 1000000 - which aren't equivalent */
5487 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 100000000 / 128); /* 1 second timeout */
5488
5489 /* Docs recommend 900MHz, and 300 MHz respectively */
5490 I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
5491 dev_priv->rps.max_freq_softlimit << 24 |
5492 dev_priv->rps.min_freq_softlimit << 16);
5493
5494 I915_WRITE(GEN6_RP_UP_THRESHOLD, 7600000 / 128); /* 76ms busyness per EI, 90% */
5495 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 31300000 / 128); /* 313ms busyness per EI, 70%*/
5496 I915_WRITE(GEN6_RP_UP_EI, 66000); /* 84.48ms, XXX: random? */
5497 I915_WRITE(GEN6_RP_DOWN_EI, 350000); /* 448ms, XXX: random? */
5498
5499 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6edee7f3
BW		 5500
5501 /* 5: Enable RPS */
7526ed79
DV		 5502 I915_WRITE(GEN6_RP_CONTROL,
5503 GEN6_RP_MEDIA_TURBO |
5504 GEN6_RP_MEDIA_HW_NORMAL_MODE |
5505 GEN6_RP_MEDIA_IS_GFX |
5506 GEN6_RP_ENABLE |
5507 GEN6_RP_UP_BUSY_AVG |
5508 GEN6_RP_DOWN_IDLE_AVG);
5509
5510 /* 6: Ring frequency + overclocking (our driver does this later */
5511
3a45b05c 5512 reset_rps(dev_priv, gen6_set_rps);
7526ed79 5513
59bad947 5514 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
6edee7f3
BW		 5515}
5516
dc97997a 5517static void gen6_enable_rps(struct drm_i915_private *dev_priv)
2b4e57bd 5518{
e2f80391 5519 struct intel_engine_cs *engine;
3b3f1650 5520 enum intel_engine_id id;
99ac9612 5521 u32 rc6vids, rc6_mask = 0;
2b4e57bd 5522 u32 gtfifodbg;
2b4e57bd 5523 int rc6_mode;
b4ac5afc 5524 int ret;
2b4e57bd 5525
4fc688ce 5526 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5527
2b4e57bd
ED		 5528 /* Here begins a magic sequence of register writes to enable
5529 * auto-downclocking.
5530 *
5531 * Perhaps there might be some value in exposing these to
5532 * userspace...
5533 */
5534 I915_WRITE(GEN6_RC_STATE, 0);
2b4e57bd
ED		 5535
5536 /* Clear the DBG now so we don't confuse earlier errors */
297b32ec
VS		 5537 gtfifodbg = I915_READ(GTFIFODBG);
5538 if (gtfifodbg) {
2b4e57bd
ED		 5539 DRM_ERROR("GT fifo had a previous error %x\n", gtfifodbg);
5540 I915_WRITE(GTFIFODBG, gtfifodbg);
5541 }
5542
59bad947 5543 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
2b4e57bd
ED		 5544
5545 /* disable the counters and set deterministic thresholds */
5546 I915_WRITE(GEN6_RC_CONTROL, 0);
5547
5548 I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
5549 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
5550 I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
5551 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
5552 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
5553
3b3f1650 5554 for_each_engine(engine, dev_priv, id)
e2f80391 5555 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
2b4e57bd
ED		 5556
5557 I915_WRITE(GEN6_RC_SLEEP, 0);
5558 I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
dc97997a 5559 if (IS_IVYBRIDGE(dev_priv))
351aa566
SM		 5560 I915_WRITE(GEN6_RC6_THRESHOLD, 125000);
5561 else
5562 I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
0920a487 5563 I915_WRITE(GEN6_RC6p_THRESHOLD, 150000);
2b4e57bd
ED		 5564 I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
5565
5a7dc92a 5566 /* Check if we are enabling RC6 */
dc97997a 5567 rc6_mode = intel_enable_rc6();
2b4e57bd
ED		 5568 if (rc6_mode & INTEL_RC6_ENABLE)
5569 rc6_mask |= GEN6_RC_CTL_RC6_ENABLE;
5570
5a7dc92a 5571 /* We don't use those on Haswell */
dc97997a 5572 if (!IS_HASWELL(dev_priv)) {
5a7dc92a
ED		 5573 if (rc6_mode & INTEL_RC6p_ENABLE)
5574 rc6_mask |= GEN6_RC_CTL_RC6p_ENABLE;
2b4e57bd 5575
5a7dc92a
ED		 5576 if (rc6_mode & INTEL_RC6pp_ENABLE)
5577 rc6_mask |= GEN6_RC_CTL_RC6pp_ENABLE;
5578 }
2b4e57bd 5579
dc97997a 5580 intel_print_rc6_info(dev_priv, rc6_mask);
2b4e57bd
ED		 5581
5582 I915_WRITE(GEN6_RC_CONTROL,
5583 rc6_mask |
5584 GEN6_RC_CTL_EI_MODE(1) |
5585 GEN6_RC_CTL_HW_ENABLE);
5586
dd75fdc8
CW		 5587 /* Power down if completely idle for over 50ms */
5588 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 50000);
2b4e57bd 5589 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
2b4e57bd 5590
3a45b05c 5591 reset_rps(dev_priv, gen6_set_rps);
2b4e57bd 5592
31643d54
BW		 5593 rc6vids = 0;
5594 ret = sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids);
dc97997a 5595 if (IS_GEN6(dev_priv) && ret) {
31643d54 5596 DRM_DEBUG_DRIVER("Couldn't check for BIOS workaround\n");
dc97997a 5597 } else if (IS_GEN6(dev_priv) && (GEN6_DECODE_RC6_VID(rc6vids & 0xff) < 450)) {
31643d54
BW		 5598 DRM_DEBUG_DRIVER("You should update your BIOS. Correcting minimum rc6 voltage (%dmV->%dmV)\n",
5599 GEN6_DECODE_RC6_VID(rc6vids & 0xff), 450);
5600 rc6vids &= 0xffff00;
5601 rc6vids |= GEN6_ENCODE_RC6_VID(450);
5602 ret = sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_RC6VIDS, rc6vids);
5603 if (ret)
5604 DRM_ERROR("Couldn't fix incorrect rc6 voltage\n");
5605 }
5606
59bad947 5607 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
2b4e57bd
ED		 5608}
5609
fb7404e8 5610static void gen6_update_ring_freq(struct drm_i915_private *dev_priv)
2b4e57bd
ED		 5611{
5612 int min_freq = 15;
3ebecd07
CW		 5613 unsigned int gpu_freq;
5614 unsigned int max_ia_freq, min_ring_freq;
4c8c7743 5615 unsigned int max_gpu_freq, min_gpu_freq;
2b4e57bd 5616 int scaling_factor = 180;
eda79642 5617 struct cpufreq_policy *policy;
2b4e57bd 5618
4fc688ce 5619 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
79f5b2c7 5620
eda79642
BW		 5621 policy = cpufreq_cpu_get(0);
5622 if (policy) {
5623 max_ia_freq = policy->cpuinfo.max_freq;
5624 cpufreq_cpu_put(policy);
5625 } else {
5626 /*
5627 * Default to measured freq if none found, PCU will ensure we
5628 * don't go over
5629 */
2b4e57bd 5630 max_ia_freq = tsc_khz;
eda79642 5631 }
2b4e57bd
ED		 5632
5633 /* Convert from kHz to MHz */
5634 max_ia_freq /= 1000;
5635
153b4b95 5636 min_ring_freq = I915_READ(DCLK) & 0xf;
f6aca45c
BW		 5637 /* convert DDR frequency from units of 266.6MHz to bandwidth */
5638 min_ring_freq = mult_frac(min_ring_freq, 8, 3);
3ebecd07 5639
dc97997a 5640 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5641 /* Convert GT frequency to 50 HZ units */
5642 min_gpu_freq = dev_priv->rps.min_freq / GEN9_FREQ_SCALER;
5643 max_gpu_freq = dev_priv->rps.max_freq / GEN9_FREQ_SCALER;
5644 } else {
5645 min_gpu_freq = dev_priv->rps.min_freq;
5646 max_gpu_freq = dev_priv->rps.max_freq;
5647 }
5648
2b4e57bd
ED		 5649 /*
5650 * For each potential GPU frequency, load a ring frequency we'd like
5651 * to use for memory access. We do this by specifying the IA frequency
5652 * the PCU should use as a reference to determine the ring frequency.
5653 */
4c8c7743
AG		 5654 for (gpu_freq = max_gpu_freq; gpu_freq >= min_gpu_freq; gpu_freq--) {
5655 int diff = max_gpu_freq - gpu_freq;
3ebecd07
CW		 5656 unsigned int ia_freq = 0, ring_freq = 0;
5657
dc97997a 5658 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {
4c8c7743
AG		 5659 /*
5660 * ring_freq = 2 * GT. ring_freq is in 100MHz units
5661 * No floor required for ring frequency on SKL.
5662 */
5663 ring_freq = gpu_freq;
dc97997a 5664 } else if (INTEL_INFO(dev_priv)->gen >= 8) {
46c764d4
BW		 5665 /* max(2 * GT, DDR). NB: GT is 50MHz units */
5666 ring_freq = max(min_ring_freq, gpu_freq);
dc97997a 5667 } else if (IS_HASWELL(dev_priv)) {
f6aca45c 5668 ring_freq = mult_frac(gpu_freq, 5, 4);
3ebecd07
CW		 5669 ring_freq = max(min_ring_freq, ring_freq);
5670 /* leave ia_freq as the default, chosen by cpufreq */
5671 } else {
5672 /* On older processors, there is no separate ring
5673 * clock domain, so in order to boost the bandwidth
5674 * of the ring, we need to upclock the CPU (ia_freq).
5675 *
5676 * For GPU frequencies less than 750MHz,
5677 * just use the lowest ring freq.
5678 */
5679 if (gpu_freq < min_freq)
5680 ia_freq = 800;
5681 else
5682 ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
5683 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
5684 }
2b4e57bd 5685
42c0526c
BW		 5686 sandybridge_pcode_write(dev_priv,
5687 GEN6_PCODE_WRITE_MIN_FREQ_TABLE,
3ebecd07
CW		 5688 ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT |
5689 ring_freq << GEN6_PCODE_FREQ_RING_RATIO_SHIFT |
5690 gpu_freq);
2b4e57bd 5691 }
2b4e57bd
ED		 5692}
5693
03af2045 5694static int cherryview_rps_max_freq(struct drm_i915_private *dev_priv)
2b6b3a09
D		 5695{
5696 u32 val, rp0;
5697
5b5929cb 5698 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
2b6b3a09 5699
43b67998 5700 switch (INTEL_INFO(dev_priv)->sseu.eu_total) {
5b5929cb
JN		 5701 case 8:
5702 /* (2 * 4) config */
5703 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT);
5704 break;
5705 case 12:
5706 /* (2 * 6) config */
5707 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT);
5708 break;
5709 case 16:
5710 /* (2 * 8) config */
5711 default:
5712 /* Setting (2 * 8) Min RP0 for any other combination */
5713 rp0 = (val >> FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT);
5714 break;
095acd5f 5715 }
5b5929cb
JN		 5716
5717 rp0 = (rp0 & FB_GFX_FREQ_FUSE_MASK);
5718
2b6b3a09
D		 5719 return rp0;
5720}
5721
5722static int cherryview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5723{
5724 u32 val, rpe;
5725
5726 val = vlv_punit_read(dev_priv, PUNIT_GPU_DUTYCYCLE_REG);
5727 rpe = (val >> PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT) & PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK;
5728
5729 return rpe;
5730}
5731
7707df4a
D		 5732static int cherryview_rps_guar_freq(struct drm_i915_private *dev_priv)
5733{
5734 u32 val, rp1;
5735
5b5929cb
JN		 5736 val = vlv_punit_read(dev_priv, FB_GFX_FMAX_AT_VMAX_FUSE);
5737 rp1 = (val & FB_GFX_FREQ_FUSE_MASK);
5738
7707df4a
D		 5739 return rp1;
5740}
5741
f8f2b001
D		 5742static int valleyview_rps_guar_freq(struct drm_i915_private *dev_priv)
5743{
5744 u32 val, rp1;
5745
5746 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
5747
5748 rp1 = (val & FB_GFX_FGUARANTEED_FREQ_FUSE_MASK) >> FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT;
5749
5750 return rp1;
5751}
5752
03af2045 5753static int valleyview_rps_max_freq(struct drm_i915_private *dev_priv)
0a073b84
JB		 5754{
5755 u32 val, rp0;
5756
64936258 5757 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FREQ_FUSE);
0a073b84
JB		 5758
5759 rp0 = (val & FB_GFX_MAX_FREQ_FUSE_MASK) >> FB_GFX_MAX_FREQ_FUSE_SHIFT;
5760 /* Clamp to max */
5761 rp0 = min_t(u32, rp0, 0xea);
5762
5763 return rp0;
5764}
5765
5766static int valleyview_rps_rpe_freq(struct drm_i915_private *dev_priv)
5767{
5768 u32 val, rpe;
5769
64936258 5770 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_LO);
0a073b84 5771 rpe = (val & FB_FMAX_VMIN_FREQ_LO_MASK) >> FB_FMAX_VMIN_FREQ_LO_SHIFT;
64936258 5772 val = vlv_nc_read(dev_priv, IOSF_NC_FB_GFX_FMAX_FUSE_HI);
0a073b84
JB		 5773 rpe |= (val & FB_FMAX_VMIN_FREQ_HI_MASK) << 5;
5774
5775 return rpe;
5776}
5777
03af2045 5778static int valleyview_rps_min_freq(struct drm_i915_private *dev_priv)
0a073b84 5779{
36146035
ID		 5780 u32 val;
5781
5782 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_LFM) & 0xff;
5783 /*
5784 * According to the BYT Punit GPU turbo HAS 1.1.6.3 the minimum value
5785 * for the minimum frequency in GPLL mode is 0xc1. Contrary to this on
5786 * a BYT-M B0 the above register contains 0xbf. Moreover when setting
5787 * a frequency Punit will not allow values below 0xc0. Clamp it 0xc0
5788 * to make sure it matches what Punit accepts.
5789 */
5790 return max_t(u32, val, 0xc0);
0a073b84
JB		 5791}
5792
ae48434c
ID		 5793/* Check that the pctx buffer wasn't move under us. */
5794static void valleyview_check_pctx(struct drm_i915_private *dev_priv)
5795{
5796 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5797
5798 WARN_ON(pctx_addr != dev_priv->mm.stolen_base +
5799 dev_priv->vlv_pctx->stolen->start);
5800}
5801
38807746
D		 5802
5803/* Check that the pcbr address is not empty. */
5804static void cherryview_check_pctx(struct drm_i915_private *dev_priv)
5805{
5806 unsigned long pctx_addr = I915_READ(VLV_PCBR) & ~4095;
5807
5808 WARN_ON((pctx_addr >> VLV_PCBR_ADDR_SHIFT) == 0);
5809}
5810
dc97997a 5811static void cherryview_setup_pctx(struct drm_i915_private *dev_priv)
38807746 5812{
62106b4f 5813 struct i915_ggtt *ggtt = &dev_priv->ggtt;
72e96d64 5814 unsigned long pctx_paddr, paddr;
38807746
D		 5815 u32 pcbr;
5816 int pctx_size = 32*1024;
5817
38807746
D		 5818 pcbr = I915_READ(VLV_PCBR);
5819 if ((pcbr >> VLV_PCBR_ADDR_SHIFT) == 0) {
ce611ef8 5820 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
38807746 5821 paddr = (dev_priv->mm.stolen_base +
62106b4f 5822 (ggtt->stolen_size - pctx_size));
38807746
D		 5823
5824 pctx_paddr = (paddr & (~4095));
5825 I915_WRITE(VLV_PCBR, pctx_paddr);
5826 }
ce611ef8
VS		 5827
5828 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
38807746
D		 5829}
5830
dc97997a 5831static void valleyview_setup_pctx(struct drm_i915_private *dev_priv)
c9cddffc 5832{
c9cddffc
JB		 5833 struct drm_i915_gem_object *pctx;
5834 unsigned long pctx_paddr;
5835 u32 pcbr;
5836 int pctx_size = 24*1024;
5837
5838 pcbr = I915_READ(VLV_PCBR);
5839 if (pcbr) {
5840 /* BIOS set it up already, grab the pre-alloc'd space */
5841 int pcbr_offset;
5842
5843 pcbr_offset = (pcbr & (~4095)) - dev_priv->mm.stolen_base;
187685cb 5844 pctx = i915_gem_object_create_stolen_for_preallocated(dev_priv,
c9cddffc 5845 pcbr_offset,
190d6cd5 5846 I915_GTT_OFFSET_NONE,
c9cddffc
JB		 5847 pctx_size);
5848 goto out;
5849 }
5850
ce611ef8
VS		 5851 DRM_DEBUG_DRIVER("BIOS didn't set up PCBR, fixing up\n");
5852
c9cddffc
JB		 5853 /*
5854 * From the Gunit register HAS:
5855 * The Gfx driver is expected to program this register and ensure
5856 * proper allocation within Gfx stolen memory. For example, this
5857 * register should be programmed such than the PCBR range does not
5858 * overlap with other ranges, such as the frame buffer, protected
5859 * memory, or any other relevant ranges.
5860 */
187685cb 5861 pctx = i915_gem_object_create_stolen(dev_priv, pctx_size);
c9cddffc
JB		 5862 if (!pctx) {
5863 DRM_DEBUG("not enough stolen space for PCTX, disabling\n");
ee504898 5864 goto out;
c9cddffc
JB		 5865 }
5866
5867 pctx_paddr = dev_priv->mm.stolen_base + pctx->stolen->start;
5868 I915_WRITE(VLV_PCBR, pctx_paddr);
5869
5870out:
ce611ef8 5871 DRM_DEBUG_DRIVER("PCBR: 0x%08x\n", I915_READ(VLV_PCBR));
c9cddffc
JB		 5872 dev_priv->vlv_pctx = pctx;
5873}
5874
dc97997a 5875static void valleyview_cleanup_pctx(struct drm_i915_private *dev_priv)
ae48434c 5876{
ae48434c
ID		 5877 if (WARN_ON(!dev_priv->vlv_pctx))
5878 return;
5879
f0cd5182 5880 i915_gem_object_put(dev_priv->vlv_pctx);
ae48434c
ID		 5881 dev_priv->vlv_pctx = NULL;
5882}
5883
c30fec65
VS		 5884static void vlv_init_gpll_ref_freq(struct drm_i915_private *dev_priv)
5885{
5886 dev_priv->rps.gpll_ref_freq =
5887 vlv_get_cck_clock(dev_priv, "GPLL ref",
5888 CCK_GPLL_CLOCK_CONTROL,
5889 dev_priv->czclk_freq);
5890
5891 DRM_DEBUG_DRIVER("GPLL reference freq: %d kHz\n",
5892 dev_priv->rps.gpll_ref_freq);
5893}
5894
dc97997a 5895static void valleyview_init_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5896{
2bb25c17 5897 u32 val;
4e80519e 5898
dc97997a 5899 valleyview_setup_pctx(dev_priv);
4e80519e 5900
c30fec65
VS		 5901 vlv_init_gpll_ref_freq(dev_priv);
5902
2bb25c17
VS		 5903 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
5904 switch ((val >> 6) & 3) {
5905 case 0:
5906 case 1:
5907 dev_priv->mem_freq = 800;
5908 break;
5909 case 2:
5910 dev_priv->mem_freq = 1066;
5911 break;
5912 case 3:
5913 dev_priv->mem_freq = 1333;
5914 break;
5915 }
80b83b62 5916 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5917
4e80519e
ID		 5918 dev_priv->rps.max_freq = valleyview_rps_max_freq(dev_priv);
5919 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5920 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5921 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
4e80519e
ID		 5922 dev_priv->rps.max_freq);
5923
5924 dev_priv->rps.efficient_freq = valleyview_rps_rpe_freq(dev_priv);
5925 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5926 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
4e80519e
ID		 5927 dev_priv->rps.efficient_freq);
5928
f8f2b001
D		 5929 dev_priv->rps.rp1_freq = valleyview_rps_guar_freq(dev_priv);
5930 DRM_DEBUG_DRIVER("RP1(Guar Freq) GPU freq: %d MHz (%u)\n",
7c59a9c1 5931 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
f8f2b001
D		 5932 dev_priv->rps.rp1_freq);
5933
4e80519e
ID		 5934 dev_priv->rps.min_freq = valleyview_rps_min_freq(dev_priv);
5935 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5936 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
4e80519e 5937 dev_priv->rps.min_freq);
4e80519e
ID		 5938}
5939
dc97997a 5940static void cherryview_init_gt_powersave(struct drm_i915_private *dev_priv)
38807746 5941{
2bb25c17 5942 u32 val;
2b6b3a09 5943
dc97997a 5944 cherryview_setup_pctx(dev_priv);
2b6b3a09 5945
c30fec65
VS		 5946 vlv_init_gpll_ref_freq(dev_priv);
5947
a580516d 5948 mutex_lock(&dev_priv->sb_lock);
c6e8f39d 5949 val = vlv_cck_read(dev_priv, CCK_FUSE_REG);
a580516d 5950 mutex_unlock(&dev_priv->sb_lock);
c6e8f39d 5951
2bb25c17 5952 switch ((val >> 2) & 0x7) {
2bb25c17 5953 case 3:
2bb25c17
VS		 5954 dev_priv->mem_freq = 2000;
5955 break;
bfa7df01 5956 default:
2bb25c17
VS		 5957 dev_priv->mem_freq = 1600;
5958 break;
5959 }
80b83b62 5960 DRM_DEBUG_DRIVER("DDR speed: %d MHz\n", dev_priv->mem_freq);
2bb25c17 5961
2b6b3a09
D		 5962 dev_priv->rps.max_freq = cherryview_rps_max_freq(dev_priv);
5963 dev_priv->rps.rp0_freq = dev_priv->rps.max_freq;
5964 DRM_DEBUG_DRIVER("max GPU freq: %d MHz (%u)\n",
7c59a9c1 5965 intel_gpu_freq(dev_priv, dev_priv->rps.max_freq),
2b6b3a09
D		 5966 dev_priv->rps.max_freq);
5967
5968 dev_priv->rps.efficient_freq = cherryview_rps_rpe_freq(dev_priv);
5969 DRM_DEBUG_DRIVER("RPe GPU freq: %d MHz (%u)\n",
7c59a9c1 5970 intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq),
2b6b3a09
D		 5971 dev_priv->rps.efficient_freq);
5972
7707df4a
D		 5973 dev_priv->rps.rp1_freq = cherryview_rps_guar_freq(dev_priv);
5974 DRM_DEBUG_DRIVER("RP1(Guar) GPU freq: %d MHz (%u)\n",
7c59a9c1 5975 intel_gpu_freq(dev_priv, dev_priv->rps.rp1_freq),
7707df4a
D		 5976 dev_priv->rps.rp1_freq);
5977
5b7c91b7
D		 5978 /* PUnit validated range is only [RPe, RP0] */
5979 dev_priv->rps.min_freq = dev_priv->rps.efficient_freq;
2b6b3a09 5980 DRM_DEBUG_DRIVER("min GPU freq: %d MHz (%u)\n",
7c59a9c1 5981 intel_gpu_freq(dev_priv, dev_priv->rps.min_freq),
2b6b3a09
D		 5982 dev_priv->rps.min_freq);
5983
1c14762d
VS		 5984 WARN_ONCE((dev_priv->rps.max_freq |
5985 dev_priv->rps.efficient_freq |
5986 dev_priv->rps.rp1_freq |
5987 dev_priv->rps.min_freq) & 1,
5988 "Odd GPU freq values\n");
38807746
D		 5989}
5990
dc97997a 5991static void valleyview_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
4e80519e 5992{
dc97997a 5993 valleyview_cleanup_pctx(dev_priv);
4e80519e
ID		 5994}
5995
dc97997a 5996static void cherryview_enable_rps(struct drm_i915_private *dev_priv)
38807746 5997{
e2f80391 5998 struct intel_engine_cs *engine;
3b3f1650 5999 enum intel_engine_id id;
2b6b3a09 6000 u32 gtfifodbg, val, rc6_mode = 0, pcbr;
38807746
D		 6001
6002 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
6003
297b32ec
VS		 6004 gtfifodbg = I915_READ(GTFIFODBG) & ~(GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV |
6005 GT_FIFO_FREE_ENTRIES_CHV);
38807746
D		 6006 if (gtfifodbg) {
6007 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
6008 gtfifodbg);
6009 I915_WRITE(GTFIFODBG, gtfifodbg);
6010 }
6011
6012 cherryview_check_pctx(dev_priv);
6013
6014 /* 1a & 1b: Get forcewake during program sequence. Although the driver
6015 * hasn't enabled a state yet where we need forcewake, BIOS may have.*/
59bad947 6016 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
38807746 6017
160614a2
VS		 6018 /* Disable RC states. */
6019 I915_WRITE(GEN6_RC_CONTROL, 0);
6020
38807746
D		 6021 /* 2a: Program RC6 thresholds.*/
6022 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16);
6023 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000); /* 12500 * 1280ns */
6024 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25); /* 25 * 1280ns */
6025
3b3f1650 6026 for_each_engine(engine, dev_priv, id)
e2f80391 6027 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
38807746
D		 6028 I915_WRITE(GEN6_RC_SLEEP, 0);
6029
f4f71c7d
D		 6030 /* TO threshold set to 500 us ( 0x186 * 1.28 us) */
6031 I915_WRITE(GEN6_RC6_THRESHOLD, 0x186);
38807746
D		 6032
6033 /* allows RC6 residency counter to work */
6034 I915_WRITE(VLV_COUNTER_CONTROL,
6035 _MASKED_BIT_ENABLE(VLV_COUNT_RANGE_HIGH |
6036 VLV_MEDIA_RC6_COUNT_EN |
6037 VLV_RENDER_RC6_COUNT_EN));
6038
6039 /* For now we assume BIOS is allocating and populating the PCBR */
6040 pcbr = I915_READ(VLV_PCBR);
6041
38807746 6042 /* 3: Enable RC6 */
dc97997a
CW		 6043 if ((intel_enable_rc6() & INTEL_RC6_ENABLE) &&
6044 (pcbr >> VLV_PCBR_ADDR_SHIFT))
af5a75a3 6045 rc6_mode = GEN7_RC_CTL_TO_MODE;
38807746
D		 6046
6047 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
6048
2b6b3a09 6049 /* 4 Program defaults and thresholds for RPS*/
3cbdb48f 6050 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
2b6b3a09
D		 6051 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
6052 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
6053 I915_WRITE(GEN6_RP_UP_EI, 66000);
6054 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
6055
6056 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6057
6058 /* 5: Enable RPS */
6059 I915_WRITE(GEN6_RP_CONTROL,
6060 GEN6_RP_MEDIA_HW_NORMAL_MODE |
eb973a5e 6061 GEN6_RP_MEDIA_IS_GFX |
2b6b3a09
D		 6062 GEN6_RP_ENABLE |
6063 GEN6_RP_UP_BUSY_AVG |
6064 GEN6_RP_DOWN_IDLE_AVG);
6065
3ef62342
D		 6066 /* Setting Fixed Bias */
6067 val = VLV_OVERRIDE_EN |
6068 VLV_SOC_TDP_EN |
6069 CHV_BIAS_CPU_50_SOC_50;
6070 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
6071
2b6b3a09
D		 6072 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
6073
8d40c3ae
VS		 6074 /* RPS code assumes GPLL is used */
6075 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
6076
742f491d 6077 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
2b6b3a09
D		 6078 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
6079
3a45b05c 6080 reset_rps(dev_priv, valleyview_set_rps);
2b6b3a09 6081
59bad947 6082 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
38807746
D		 6083}
6084
dc97997a 6085static void valleyview_enable_rps(struct drm_i915_private *dev_priv)
0a073b84 6086{
e2f80391 6087 struct intel_engine_cs *engine;
3b3f1650 6088 enum intel_engine_id id;
2a5913a8 6089 u32 gtfifodbg, val, rc6_mode = 0;
0a073b84
JB		 6090
6091 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
6092
ae48434c
ID		 6093 valleyview_check_pctx(dev_priv);
6094
297b32ec
VS		 6095 gtfifodbg = I915_READ(GTFIFODBG);
6096 if (gtfifodbg) {
f7d85c1e
JB		 6097 DRM_DEBUG_DRIVER("GT fifo had a previous error %x\n",
6098 gtfifodbg);
0a073b84
JB		 6099 I915_WRITE(GTFIFODBG, gtfifodbg);
6100 }
6101
c8d9a590 6102 /* If VLV, Forcewake all wells, else re-direct to regular path */
59bad947 6103 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
0a073b84 6104
160614a2
VS		 6105 /* Disable RC states. */
6106 I915_WRITE(GEN6_RC_CONTROL, 0);
6107
cad725fe 6108 I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
0a073b84
JB		 6109 I915_WRITE(GEN6_RP_UP_THRESHOLD, 59400);
6110 I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 245000);
6111 I915_WRITE(GEN6_RP_UP_EI, 66000);
6112 I915_WRITE(GEN6_RP_DOWN_EI, 350000);
6113
6114 I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
6115
6116 I915_WRITE(GEN6_RP_CONTROL,
6117 GEN6_RP_MEDIA_TURBO |
6118 GEN6_RP_MEDIA_HW_NORMAL_MODE |
6119 GEN6_RP_MEDIA_IS_GFX |
6120 GEN6_RP_ENABLE |
6121 GEN6_RP_UP_BUSY_AVG |
6122 GEN6_RP_DOWN_IDLE_CONT);
6123
6124 I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 0x00280000);
6125 I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
6126 I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
6127
3b3f1650 6128 for_each_engine(engine, dev_priv, id)
e2f80391 6129 I915_WRITE(RING_MAX_IDLE(engine->mmio_base), 10);
0a073b84 6130
2f0aa304 6131 I915_WRITE(GEN6_RC6_THRESHOLD, 0x557);
0a073b84
JB		 6132
6133 /* allows RC6 residency counter to work */
49798eb2 6134 I915_WRITE(VLV_COUNTER_CONTROL,
31685c25
D		 6135 _MASKED_BIT_ENABLE(VLV_MEDIA_RC0_COUNT_EN |
6136 VLV_RENDER_RC0_COUNT_EN |
49798eb2
JB		 6137 VLV_MEDIA_RC6_COUNT_EN |
6138 VLV_RENDER_RC6_COUNT_EN));
31685c25 6139
dc97997a 6140 if (intel_enable_rc6() & INTEL_RC6_ENABLE)
6b88f295 6141 rc6_mode = GEN7_RC_CTL_TO_MODE | VLV_RC_CTL_CTX_RST_PARALLEL;
dc39fff7 6142
dc97997a 6143 intel_print_rc6_info(dev_priv, rc6_mode);
dc39fff7 6144
a2b23fe0 6145 I915_WRITE(GEN6_RC_CONTROL, rc6_mode);
0a073b84 6146
3ef62342
D		 6147 /* Setting Fixed Bias */
6148 val = VLV_OVERRIDE_EN |
6149 VLV_SOC_TDP_EN |
6150 VLV_BIAS_CPU_125_SOC_875;
6151 vlv_punit_write(dev_priv, VLV_TURBO_SOC_OVERRIDE, val);
6152
64936258 6153 val = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS);
0a073b84 6154
8d40c3ae
VS		 6155 /* RPS code assumes GPLL is used */
6156 WARN_ONCE((val & GPLLENABLE) == 0, "GPLL not enabled\n");
6157
742f491d 6158 DRM_DEBUG_DRIVER("GPLL enabled? %s\n", yesno(val & GPLLENABLE));
0a073b84
JB		 6159 DRM_DEBUG_DRIVER("GPU status: 0x%08x\n", val);
6160
3a45b05c 6161 reset_rps(dev_priv, valleyview_set_rps);
0a073b84 6162
59bad947 6163 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
0a073b84
JB		 6164}
6165
dde18883
ED		 6166static unsigned long intel_pxfreq(u32 vidfreq)
6167{
6168 unsigned long freq;
6169 int div = (vidfreq & 0x3f0000) >> 16;
6170 int post = (vidfreq & 0x3000) >> 12;
6171 int pre = (vidfreq & 0x7);
6172
6173 if (!pre)
6174 return 0;
6175
6176 freq = ((div * 133333) / ((1<<post) * pre));
6177
6178 return freq;
6179}
6180
eb48eb00
DV		 6181static const struct cparams {
6182 u16 i;
6183 u16 t;
6184 u16 m;
6185 u16 c;
6186} cparams[] = {
6187 { 1, 1333, 301, 28664 },
6188 { 1, 1066, 294, 24460 },
6189 { 1, 800, 294, 25192 },
6190 { 0, 1333, 276, 27605 },
6191 { 0, 1066, 276, 27605 },
6192 { 0, 800, 231, 23784 },
6193};
6194
f531dcb2 6195static unsigned long __i915_chipset_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 6196{
6197 u64 total_count, diff, ret;
6198 u32 count1, count2, count3, m = 0, c = 0;
6199 unsigned long now = jiffies_to_msecs(jiffies), diff1;
6200 int i;
6201
02d71956
DV		 6202 assert_spin_locked(&mchdev_lock);
6203
20e4d407 6204 diff1 = now - dev_priv->ips.last_time1;
eb48eb00
DV		 6205
6206 /* Prevent division-by-zero if we are asking too fast.
6207 * Also, we don't get interesting results if we are polling
6208 * faster than once in 10ms, so just return the saved value
6209 * in such cases.
6210 */
6211 if (diff1 <= 10)
20e4d407 6212 return dev_priv->ips.chipset_power;
eb48eb00
DV		 6213
6214 count1 = I915_READ(DMIEC);
6215 count2 = I915_READ(DDREC);
6216 count3 = I915_READ(CSIEC);
6217
6218 total_count = count1 + count2 + count3;
6219
6220 /* FIXME: handle per-counter overflow */
20e4d407
DV		 6221 if (total_count < dev_priv->ips.last_count1) {
6222 diff = ~0UL - dev_priv->ips.last_count1;
eb48eb00
DV		 6223 diff += total_count;
6224 } else {
20e4d407 6225 diff = total_count - dev_priv->ips.last_count1;
eb48eb00
DV		 6226 }
6227
6228 for (i = 0; i < ARRAY_SIZE(cparams); i++) {
20e4d407
DV		 6229 if (cparams[i].i == dev_priv->ips.c_m &&
6230 cparams[i].t == dev_priv->ips.r_t) {
eb48eb00
DV		 6231 m = cparams[i].m;
6232 c = cparams[i].c;
6233 break;
6234 }
6235 }
6236
6237 diff = div_u64(diff, diff1);
6238 ret = ((m * diff) + c);
6239 ret = div_u64(ret, 10);
6240
20e4d407
DV		 6241 dev_priv->ips.last_count1 = total_count;
6242 dev_priv->ips.last_time1 = now;
eb48eb00 6243
20e4d407 6244 dev_priv->ips.chipset_power = ret;
eb48eb00
DV		 6245
6246 return ret;
6247}
6248
f531dcb2
CW		 6249unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)
6250{
6251 unsigned long val;
6252
dc97997a 6253 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 6254 return 0;
6255
6256 spin_lock_irq(&mchdev_lock);
6257
6258 val = __i915_chipset_val(dev_priv);
6259
6260 spin_unlock_irq(&mchdev_lock);
6261
6262 return val;
6263}
6264
eb48eb00
DV		 6265unsigned long i915_mch_val(struct drm_i915_private *dev_priv)
6266{
6267 unsigned long m, x, b;
6268 u32 tsfs;
6269
6270 tsfs = I915_READ(TSFS);
6271
6272 m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT);
6273 x = I915_READ8(TR1);
6274
6275 b = tsfs & TSFS_INTR_MASK;
6276
6277 return ((m * x) / 127) - b;
6278}
6279
d972d6ee
MK		 6280static int _pxvid_to_vd(u8 pxvid)
6281{
6282 if (pxvid == 0)
6283 return 0;
6284
6285 if (pxvid >= 8 && pxvid < 31)
6286 pxvid = 31;
6287
6288 return (pxvid + 2) * 125;
6289}
6290
6291static u32 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)
eb48eb00 6292{
d972d6ee
MK		 6293 const int vd = _pxvid_to_vd(pxvid);
6294 const int vm = vd - 1125;
6295
dc97997a 6296 if (INTEL_INFO(dev_priv)->is_mobile)
d972d6ee
MK		 6297 return vm > 0 ? vm : 0;
6298
6299 return vd;
eb48eb00
DV		 6300}
6301
02d71956 6302static void __i915_update_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00 6303{
5ed0bdf2 6304 u64 now, diff, diffms;
eb48eb00
DV		 6305 u32 count;
6306
02d71956 6307 assert_spin_locked(&mchdev_lock);
eb48eb00 6308
5ed0bdf2
TG		 6309 now = ktime_get_raw_ns();
6310 diffms = now - dev_priv->ips.last_time2;
6311 do_div(diffms, NSEC_PER_MSEC);
eb48eb00
DV		 6312
6313 /* Don't divide by 0 */
eb48eb00
DV		 6314 if (!diffms)
6315 return;
6316
6317 count = I915_READ(GFXEC);
6318
20e4d407
DV		 6319 if (count < dev_priv->ips.last_count2) {
6320 diff = ~0UL - dev_priv->ips.last_count2;
eb48eb00
DV		 6321 diff += count;
6322 } else {
20e4d407 6323 diff = count - dev_priv->ips.last_count2;
eb48eb00
DV		 6324 }
6325
20e4d407
DV		 6326 dev_priv->ips.last_count2 = count;
6327 dev_priv->ips.last_time2 = now;
eb48eb00
DV		 6328
6329 /* More magic constants... */
6330 diff = diff * 1181;
6331 diff = div_u64(diff, diffms * 10);
20e4d407 6332 dev_priv->ips.gfx_power = diff;
eb48eb00
DV		 6333}
6334
02d71956
DV		 6335void i915_update_gfx_val(struct drm_i915_private *dev_priv)
6336{
dc97997a 6337 if (INTEL_INFO(dev_priv)->gen != 5)
02d71956
DV		 6338 return;
6339
9270388e 6340 spin_lock_irq(&mchdev_lock);
02d71956
DV		 6341
6342 __i915_update_gfx_val(dev_priv);
6343
9270388e 6344 spin_unlock_irq(&mchdev_lock);
02d71956
DV		 6345}
6346
f531dcb2 6347static unsigned long __i915_gfx_val(struct drm_i915_private *dev_priv)
eb48eb00
DV		 6348{
6349 unsigned long t, corr, state1, corr2, state2;
6350 u32 pxvid, ext_v;
6351
02d71956
DV		 6352 assert_spin_locked(&mchdev_lock);
6353
616847e7 6354 pxvid = I915_READ(PXVFREQ(dev_priv->rps.cur_freq));
eb48eb00
DV		 6355 pxvid = (pxvid >> 24) & 0x7f;
6356 ext_v = pvid_to_extvid(dev_priv, pxvid);
6357
6358 state1 = ext_v;
6359
6360 t = i915_mch_val(dev_priv);
6361
6362 /* Revel in the empirically derived constants */
6363
6364 /* Correction factor in 1/100000 units */
6365 if (t > 80)
6366 corr = ((t * 2349) + 135940);
6367 else if (t >= 50)
6368 corr = ((t * 964) + 29317);
6369 else /* < 50 */
6370 corr = ((t * 301) + 1004);
6371
6372 corr = corr * ((150142 * state1) / 10000 - 78642);
6373 corr /= 100000;
20e4d407 6374 corr2 = (corr * dev_priv->ips.corr);
eb48eb00
DV		 6375
6376 state2 = (corr2 * state1) / 10000;
6377 state2 /= 100; /* convert to mW */
6378
02d71956 6379 __i915_update_gfx_val(dev_priv);
eb48eb00 6380
20e4d407 6381 return dev_priv->ips.gfx_power + state2;
eb48eb00
DV		 6382}
6383
f531dcb2
CW		 6384unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)
6385{
6386 unsigned long val;
6387
dc97997a 6388 if (INTEL_INFO(dev_priv)->gen != 5)
f531dcb2
CW		 6389 return 0;
6390
6391 spin_lock_irq(&mchdev_lock);
6392
6393 val = __i915_gfx_val(dev_priv);
6394
6395 spin_unlock_irq(&mchdev_lock);
6396
6397 return val;
6398}
6399
eb48eb00
DV		 6400/**
6401 * i915_read_mch_val - return value for IPS use
6402 *
6403 * Calculate and return a value for the IPS driver to use when deciding whether
6404 * we have thermal and power headroom to increase CPU or GPU power budget.
6405 */
6406unsigned long i915_read_mch_val(void)
6407{
6408 struct drm_i915_private *dev_priv;
6409 unsigned long chipset_val, graphics_val, ret = 0;
6410
9270388e 6411 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6412 if (!i915_mch_dev)
6413 goto out_unlock;
6414 dev_priv = i915_mch_dev;
6415
f531dcb2
CW		 6416 chipset_val = __i915_chipset_val(dev_priv);
6417 graphics_val = __i915_gfx_val(dev_priv);
eb48eb00
DV		 6418
6419 ret = chipset_val + graphics_val;
6420
6421out_unlock:
9270388e 6422 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6423
6424 return ret;
6425}
6426EXPORT_SYMBOL_GPL(i915_read_mch_val);
6427
6428/**
6429 * i915_gpu_raise - raise GPU frequency limit
6430 *
6431 * Raise the limit; IPS indicates we have thermal headroom.
6432 */
6433bool i915_gpu_raise(void)
6434{
6435 struct drm_i915_private *dev_priv;
6436 bool ret = true;
6437
9270388e 6438 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6439 if (!i915_mch_dev) {
6440 ret = false;
6441 goto out_unlock;
6442 }
6443 dev_priv = i915_mch_dev;
6444
20e4d407
DV		 6445 if (dev_priv->ips.max_delay > dev_priv->ips.fmax)
6446 dev_priv->ips.max_delay--;
eb48eb00
DV		 6447
6448out_unlock:
9270388e 6449 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6450
6451 return ret;
6452}
6453EXPORT_SYMBOL_GPL(i915_gpu_raise);
6454
6455/**
6456 * i915_gpu_lower - lower GPU frequency limit
6457 *
6458 * IPS indicates we're close to a thermal limit, so throttle back the GPU
6459 * frequency maximum.
6460 */
6461bool i915_gpu_lower(void)
6462{
6463 struct drm_i915_private *dev_priv;
6464 bool ret = true;
6465
9270388e 6466 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6467 if (!i915_mch_dev) {
6468 ret = false;
6469 goto out_unlock;
6470 }
6471 dev_priv = i915_mch_dev;
6472
20e4d407
DV		 6473 if (dev_priv->ips.max_delay < dev_priv->ips.min_delay)
6474 dev_priv->ips.max_delay++;
eb48eb00
DV		 6475
6476out_unlock:
9270388e 6477 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6478
6479 return ret;
6480}
6481EXPORT_SYMBOL_GPL(i915_gpu_lower);
6482
6483/**
6484 * i915_gpu_busy - indicate GPU business to IPS
6485 *
6486 * Tell the IPS driver whether or not the GPU is busy.
6487 */
6488bool i915_gpu_busy(void)
6489{
eb48eb00
DV		 6490 bool ret = false;
6491
9270388e 6492 spin_lock_irq(&mchdev_lock);
dcff85c8
CW		 6493 if (i915_mch_dev)
6494 ret = i915_mch_dev->gt.awake;
9270388e 6495 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6496
6497 return ret;
6498}
6499EXPORT_SYMBOL_GPL(i915_gpu_busy);
6500
6501/**
6502 * i915_gpu_turbo_disable - disable graphics turbo
6503 *
6504 * Disable graphics turbo by resetting the max frequency and setting the
6505 * current frequency to the default.
6506 */
6507bool i915_gpu_turbo_disable(void)
6508{
6509 struct drm_i915_private *dev_priv;
6510 bool ret = true;
6511
9270388e 6512 spin_lock_irq(&mchdev_lock);
eb48eb00
DV		 6513 if (!i915_mch_dev) {
6514 ret = false;
6515 goto out_unlock;
6516 }
6517 dev_priv = i915_mch_dev;
6518
20e4d407 6519 dev_priv->ips.max_delay = dev_priv->ips.fstart;
eb48eb00 6520
91d14251 6521 if (!ironlake_set_drps(dev_priv, dev_priv->ips.fstart))
eb48eb00
DV		 6522 ret = false;
6523
6524out_unlock:
9270388e 6525 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6526
6527 return ret;
6528}
6529EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
6530
6531/**
6532 * Tells the intel_ips driver that the i915 driver is now loaded, if
6533 * IPS got loaded first.
6534 *
6535 * This awkward dance is so that neither module has to depend on the
6536 * other in order for IPS to do the appropriate communication of
6537 * GPU turbo limits to i915.
6538 */
6539static void
6540ips_ping_for_i915_load(void)
6541{
6542 void (*link)(void);
6543
6544 link = symbol_get(ips_link_to_i915_driver);
6545 if (link) {
6546 link();
6547 symbol_put(ips_link_to_i915_driver);
6548 }
6549}
6550
6551void intel_gpu_ips_init(struct drm_i915_private *dev_priv)
6552{
02d71956
DV		 6553 /* We only register the i915 ips part with intel-ips once everything is
6554 * set up, to avoid intel-ips sneaking in and reading bogus values. */
9270388e 6555 spin_lock_irq(&mchdev_lock);
eb48eb00 6556 i915_mch_dev = dev_priv;
9270388e 6557 spin_unlock_irq(&mchdev_lock);
eb48eb00
DV		 6558
6559 ips_ping_for_i915_load();
6560}
6561
6562void intel_gpu_ips_teardown(void)
6563{
9270388e 6564 spin_lock_irq(&mchdev_lock);
eb48eb00 6565 i915_mch_dev = NULL;
9270388e 6566 spin_unlock_irq(&mchdev_lock);
eb48eb00 6567}
76c3552f 6568
dc97997a 6569static void intel_init_emon(struct drm_i915_private *dev_priv)
dde18883 6570{
dde18883
ED		 6571 u32 lcfuse;
6572 u8 pxw[16];
6573 int i;
6574
6575 /* Disable to program */
6576 I915_WRITE(ECR, 0);
6577 POSTING_READ(ECR);
6578
6579 /* Program energy weights for various events */
6580 I915_WRITE(SDEW, 0x15040d00);
6581 I915_WRITE(CSIEW0, 0x007f0000);
6582 I915_WRITE(CSIEW1, 0x1e220004);
6583 I915_WRITE(CSIEW2, 0x04000004);
6584
6585 for (i = 0; i < 5; i++)
616847e7 6586 I915_WRITE(PEW(i), 0);
dde18883 6587 for (i = 0; i < 3; i++)
616847e7 6588 I915_WRITE(DEW(i), 0);
dde18883
ED		 6589
6590 /* Program P-state weights to account for frequency power adjustment */
6591 for (i = 0; i < 16; i++) {
616847e7 6592 u32 pxvidfreq = I915_READ(PXVFREQ(i));
dde18883
ED		 6593 unsigned long freq = intel_pxfreq(pxvidfreq);
6594 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
6595 PXVFREQ_PX_SHIFT;
6596 unsigned long val;
6597
6598 val = vid * vid;
6599 val *= (freq / 1000);
6600 val *= 255;
6601 val /= (127*127*900);
6602 if (val > 0xff)
6603 DRM_ERROR("bad pxval: %ld\n", val);
6604 pxw[i] = val;
6605 }
6606 /* Render standby states get 0 weight */
6607 pxw[14] = 0;
6608 pxw[15] = 0;
6609
6610 for (i = 0; i < 4; i++) {
6611 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
6612 (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
616847e7 6613 I915_WRITE(PXW(i), val);
dde18883
ED		 6614 }
6615
6616 /* Adjust magic regs to magic values (more experimental results) */
6617 I915_WRITE(OGW0, 0);
6618 I915_WRITE(OGW1, 0);
6619 I915_WRITE(EG0, 0x00007f00);
6620 I915_WRITE(EG1, 0x0000000e);
6621 I915_WRITE(EG2, 0x000e0000);
6622 I915_WRITE(EG3, 0x68000300);
6623 I915_WRITE(EG4, 0x42000000);
6624 I915_WRITE(EG5, 0x00140031);
6625 I915_WRITE(EG6, 0);
6626 I915_WRITE(EG7, 0);
6627
6628 for (i = 0; i < 8; i++)
616847e7 6629 I915_WRITE(PXWL(i), 0);
dde18883
ED		 6630
6631 /* Enable PMON + select events */
6632 I915_WRITE(ECR, 0x80000019);
6633
6634 lcfuse = I915_READ(LCFUSE02);
6635
20e4d407 6636 dev_priv->ips.corr = (lcfuse & LCFUSE_HIV_MASK);
dde18883
ED		 6637}
6638
dc97997a 6639void intel_init_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6640{
b268c699
ID		 6641 /*
6642 * RPM depends on RC6 to save restore the GT HW context, so make RC6 a
6643 * requirement.
6644 */
6645 if (!i915.enable_rc6) {
6646 DRM_INFO("RC6 disabled, disabling runtime PM support\n");
6647 intel_runtime_pm_get(dev_priv);
6648 }
e6069ca8 6649
b5163dbb 6650 mutex_lock(&dev_priv->drm.struct_mutex);
773ea9a8
CW		 6651 mutex_lock(&dev_priv->rps.hw_lock);
6652
6653 /* Initialize RPS limits (for userspace) */
dc97997a
CW		 6654 if (IS_CHERRYVIEW(dev_priv))
6655 cherryview_init_gt_powersave(dev_priv);
6656 else if (IS_VALLEYVIEW(dev_priv))
6657 valleyview_init_gt_powersave(dev_priv);
2a13ae79 6658 else if (INTEL_GEN(dev_priv) >= 6)
773ea9a8
CW		 6659 gen6_init_rps_frequencies(dev_priv);
6660
6661 /* Derive initial user preferences/limits from the hardware limits */
6662 dev_priv->rps.idle_freq = dev_priv->rps.min_freq;
6663 dev_priv->rps.cur_freq = dev_priv->rps.idle_freq;
6664
6665 dev_priv->rps.max_freq_softlimit = dev_priv->rps.max_freq;
6666 dev_priv->rps.min_freq_softlimit = dev_priv->rps.min_freq;
6667
6668 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
6669 dev_priv->rps.min_freq_softlimit =
6670 max_t(int,
6671 dev_priv->rps.efficient_freq,
6672 intel_freq_opcode(dev_priv, 450));
6673
99ac9612
CW		 6674 /* After setting max-softlimit, find the overclock max freq */
6675 if (IS_GEN6(dev_priv) ||
6676 IS_IVYBRIDGE(dev_priv) || IS_HASWELL(dev_priv)) {
6677 u32 params = 0;
6678
6679 sandybridge_pcode_read(dev_priv, GEN6_READ_OC_PARAMS, &params);
6680 if (params & BIT(31)) { /* OC supported */
6681 DRM_DEBUG_DRIVER("Overclocking supported, max: %dMHz, overclock: %dMHz\n",
6682 (dev_priv->rps.max_freq & 0xff) * 50,
6683 (params & 0xff) * 50);
6684 dev_priv->rps.max_freq = params & 0xff;
6685 }
6686 }
6687
29ecd78d
CW		 6688 /* Finally allow us to boost to max by default */
6689 dev_priv->rps.boost_freq = dev_priv->rps.max_freq;
6690
773ea9a8 6691 mutex_unlock(&dev_priv->rps.hw_lock);
b5163dbb 6692 mutex_unlock(&dev_priv->drm.struct_mutex);
54b4f68f
CW		 6693
6694 intel_autoenable_gt_powersave(dev_priv);
ae48434c
ID		 6695}
6696
dc97997a 6697void intel_cleanup_gt_powersave(struct drm_i915_private *dev_priv)
ae48434c 6698{
8dac1e1f 6699 if (IS_VALLEYVIEW(dev_priv))
dc97997a 6700 valleyview_cleanup_gt_powersave(dev_priv);
b268c699
ID		 6701
6702 if (!i915.enable_rc6)
6703 intel_runtime_pm_put(dev_priv);
ae48434c
ID		 6704}
6705
54b4f68f
CW		 6706/**
6707 * intel_suspend_gt_powersave - suspend PM work and helper threads
6708 * @dev_priv: i915 device
6709 *
6710 * We don't want to disable RC6 or other features here, we just want
6711 * to make sure any work we've queued has finished and won't bother
6712 * us while we're suspended.
6713 */
6714void intel_suspend_gt_powersave(struct drm_i915_private *dev_priv)
6715{
6716 if (INTEL_GEN(dev_priv) < 6)
6717 return;
6718
6719 if (cancel_delayed_work_sync(&dev_priv->rps.autoenable_work))
6720 intel_runtime_pm_put(dev_priv);
6721
6722 /* gen6_rps_idle() will be called later to disable interrupts */
6723}
6724
b7137e0c
CW		 6725void intel_sanitize_gt_powersave(struct drm_i915_private *dev_priv)
6726{
6727 dev_priv->rps.enabled = true; /* force disabling */
6728 intel_disable_gt_powersave(dev_priv);
54b4f68f
CW		 6729
6730 gen6_reset_rps_interrupts(dev_priv);
156c7ca0
JB		 6731}
6732
dc97997a 6733void intel_disable_gt_powersave(struct drm_i915_private *dev_priv)
8090c6b9 6734{
b7137e0c
CW		 6735 if (!READ_ONCE(dev_priv->rps.enabled))
6736 return;
e494837a 6737
b7137e0c 6738 mutex_lock(&dev_priv->rps.hw_lock);
e534770a 6739
b7137e0c
CW		 6740 if (INTEL_GEN(dev_priv) >= 9) {
6741 gen9_disable_rc6(dev_priv);
6742 gen9_disable_rps(dev_priv);
6743 } else if (IS_CHERRYVIEW(dev_priv)) {
6744 cherryview_disable_rps(dev_priv);
6745 } else if (IS_VALLEYVIEW(dev_priv)) {
6746 valleyview_disable_rps(dev_priv);
6747 } else if (INTEL_GEN(dev_priv) >= 6) {
6748 gen6_disable_rps(dev_priv);
6749 } else if (IS_IRONLAKE_M(dev_priv)) {
6750 ironlake_disable_drps(dev_priv);
930ebb46 6751 }
b7137e0c
CW		 6752
6753 dev_priv->rps.enabled = false;
6754 mutex_unlock(&dev_priv->rps.hw_lock);
8090c6b9
DV		 6755}
6756
b7137e0c 6757void intel_enable_gt_powersave(struct drm_i915_private *dev_priv)
1a01ab3b 6758{
54b4f68f
CW		 6759 /* We shouldn't be disabling as we submit, so this should be less
6760 * racy than it appears!
6761 */
b7137e0c
CW		 6762 if (READ_ONCE(dev_priv->rps.enabled))
6763 return;
1a01ab3b 6764
b7137e0c
CW		 6765 /* Powersaving is controlled by the host when inside a VM */
6766 if (intel_vgpu_active(dev_priv))
6767 return;
0a073b84 6768
b7137e0c 6769 mutex_lock(&dev_priv->rps.hw_lock);
dc97997a
CW		 6770
6771 if (IS_CHERRYVIEW(dev_priv)) {
6772 cherryview_enable_rps(dev_priv);
6773 } else if (IS_VALLEYVIEW(dev_priv)) {
6774 valleyview_enable_rps(dev_priv);
b7137e0c 6775 } else if (INTEL_GEN(dev_priv) >= 9) {
dc97997a
CW		 6776 gen9_enable_rc6(dev_priv);
6777 gen9_enable_rps(dev_priv);
6778 if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv))
fb7404e8 6779 gen6_update_ring_freq(dev_priv);
dc97997a
CW		 6780 } else if (IS_BROADWELL(dev_priv)) {
6781 gen8_enable_rps(dev_priv);
fb7404e8 6782 gen6_update_ring_freq(dev_priv);
b7137e0c 6783 } else if (INTEL_GEN(dev_priv) >= 6) {
dc97997a 6784 gen6_enable_rps(dev_priv);
fb7404e8 6785 gen6_update_ring_freq(dev_priv);
b7137e0c
CW		 6786 } else if (IS_IRONLAKE_M(dev_priv)) {
6787 ironlake_enable_drps(dev_priv);
6788 intel_init_emon(dev_priv);
0a073b84 6789 }
aed242ff
CW		 6790
6791 WARN_ON(dev_priv->rps.max_freq < dev_priv->rps.min_freq);
6792 WARN_ON(dev_priv->rps.idle_freq > dev_priv->rps.max_freq);
6793
6794 WARN_ON(dev_priv->rps.efficient_freq < dev_priv->rps.min_freq);
6795 WARN_ON(dev_priv->rps.efficient_freq > dev_priv->rps.max_freq);
6796
54b4f68f 6797 dev_priv->rps.enabled = true;
b7137e0c
CW		 6798 mutex_unlock(&dev_priv->rps.hw_lock);
6799}
3cc134e3 6800
54b4f68f
CW		 6801static void __intel_autoenable_gt_powersave(struct work_struct *work)
6802{
6803 struct drm_i915_private *dev_priv =
6804 container_of(work, typeof(*dev_priv), rps.autoenable_work.work);
6805 struct intel_engine_cs *rcs;
6806 struct drm_i915_gem_request *req;
6807
6808 if (READ_ONCE(dev_priv->rps.enabled))
6809 goto out;
6810
3b3f1650 6811 rcs = dev_priv->engine[RCS];
e8a9c58f 6812 if (rcs->last_retired_context)
54b4f68f
CW		 6813 goto out;
6814
6815 if (!rcs->init_context)
6816 goto out;
6817
6818 mutex_lock(&dev_priv->drm.struct_mutex);
6819
6820 req = i915_gem_request_alloc(rcs, dev_priv->kernel_context);
6821 if (IS_ERR(req))
6822 goto unlock;
6823
6824 if (!i915.enable_execlists && i915_switch_context(req) == 0)
6825 rcs->init_context(req);
6826
6827 /* Mark the device busy, calling intel_enable_gt_powersave() */
6828 i915_add_request_no_flush(req);
6829
6830unlock:
6831 mutex_unlock(&dev_priv->drm.struct_mutex);
6832out:
6833 intel_runtime_pm_put(dev_priv);
6834}
6835
6836void intel_autoenable_gt_powersave(struct drm_i915_private *dev_priv)
6837{
6838 if (READ_ONCE(dev_priv->rps.enabled))
6839 return;
6840
6841 if (IS_IRONLAKE_M(dev_priv)) {
6842 ironlake_enable_drps(dev_priv);
54b4f68f 6843 intel_init_emon(dev_priv);
54b4f68f
CW		 6844 } else if (INTEL_INFO(dev_priv)->gen >= 6) {
6845 /*
6846 * PCU communication is slow and this doesn't need to be
6847 * done at any specific time, so do this out of our fast path
6848 * to make resume and init faster.
6849 *
6850 * We depend on the HW RC6 power context save/restore
6851 * mechanism when entering D3 through runtime PM suspend. So
6852 * disable RPM until RPS/RC6 is properly setup. We can only
6853 * get here via the driver load/system resume/runtime resume
6854 * paths, so the _noresume version is enough (and in case of
6855 * runtime resume it's necessary).
6856 */
6857 if (queue_delayed_work(dev_priv->wq,
6858 &dev_priv->rps.autoenable_work,
6859 round_jiffies_up_relative(HZ)))
6860 intel_runtime_pm_get_noresume(dev_priv);
6861 }
6862}
6863
46f16e63 6864static void ibx_init_clock_gating(struct drm_i915_private *dev_priv)
3107bd48 6865{
3107bd48
DV		 6866 /*
6867 * On Ibex Peak and Cougar Point, we need to disable clock
6868 * gating for the panel power sequencer or it will fail to
6869 * start up when no ports are active.
6870 */
6871 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
6872}
6873
46f16e63 6874static void g4x_disable_trickle_feed(struct drm_i915_private *dev_priv)
0e088b8f 6875{
b12ce1d8 6876 enum pipe pipe;
0e088b8f 6877
055e393f 6878 for_each_pipe(dev_priv, pipe) {
0e088b8f
VS		 6879 I915_WRITE(DSPCNTR(pipe),
6880 I915_READ(DSPCNTR(pipe)) |
6881 DISPPLANE_TRICKLE_FEED_DISABLE);
b12ce1d8
VS		 6882
6883 I915_WRITE(DSPSURF(pipe), I915_READ(DSPSURF(pipe)));
6884 POSTING_READ(DSPSURF(pipe));
0e088b8f
VS		 6885 }
6886}
6887
46f16e63 6888static void ilk_init_lp_watermarks(struct drm_i915_private *dev_priv)
017636cc 6889{
017636cc
VS		 6890 I915_WRITE(WM3_LP_ILK, I915_READ(WM3_LP_ILK) & ~WM1_LP_SR_EN);
6891 I915_WRITE(WM2_LP_ILK, I915_READ(WM2_LP_ILK) & ~WM1_LP_SR_EN);
6892 I915_WRITE(WM1_LP_ILK, I915_READ(WM1_LP_ILK) & ~WM1_LP_SR_EN);
6893
6894 /*
6895 * Don't touch WM1S_LP_EN here.
6896 * Doing so could cause underruns.
6897 */
6898}
6899
46f16e63 6900static void ironlake_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 6901{
231e54f6 6902 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 6903
f1e8fa56
DL		 6904 /*
6905 * Required for FBC
6906 * WaFbcDisableDpfcClockGating:ilk
6907 */
4d47e4f5
DL		 6908 dspclk_gate |= ILK_DPFCRUNIT_CLOCK_GATE_DISABLE |
6909 ILK_DPFCUNIT_CLOCK_GATE_DISABLE |
6910 ILK_DPFDUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6911
6912 I915_WRITE(PCH_3DCGDIS0,
6913 MARIUNIT_CLOCK_GATE_DISABLE |
6914 SVSMUNIT_CLOCK_GATE_DISABLE);
6915 I915_WRITE(PCH_3DCGDIS1,
6916 VFMUNIT_CLOCK_GATE_DISABLE);
6917
6f1d69b0
ED		 6918 /*
6919 * According to the spec the following bits should be set in
6920 * order to enable memory self-refresh
6921 * The bit 22/21 of 0x42004
6922 * The bit 5 of 0x42020
6923 * The bit 15 of 0x45000
6924 */
6925 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6926 (I915_READ(ILK_DISPLAY_CHICKEN2) |
6927 ILK_DPARB_GATE | ILK_VSDPFD_FULL));
4d47e4f5 6928 dspclk_gate |= ILK_DPARBUNIT_CLOCK_GATE_ENABLE;
6f1d69b0
ED		 6929 I915_WRITE(DISP_ARB_CTL,
6930 (I915_READ(DISP_ARB_CTL) |
6931 DISP_FBC_WM_DIS));
017636cc 6932
46f16e63 6933 ilk_init_lp_watermarks(dev_priv);
6f1d69b0
ED		 6934
6935 /*
6936 * Based on the document from hardware guys the following bits
6937 * should be set unconditionally in order to enable FBC.
6938 * The bit 22 of 0x42000
6939 * The bit 22 of 0x42004
6940 * The bit 7,8,9 of 0x42020.
6941 */
50a0bc90 6942 if (IS_IRONLAKE_M(dev_priv)) {
4bb35334 6943 /* WaFbcAsynchFlipDisableFbcQueue:ilk */
6f1d69b0
ED		 6944 I915_WRITE(ILK_DISPLAY_CHICKEN1,
6945 I915_READ(ILK_DISPLAY_CHICKEN1) |
6946 ILK_FBCQ_DIS);
6947 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6948 I915_READ(ILK_DISPLAY_CHICKEN2) |
6949 ILK_DPARB_GATE);
6f1d69b0
ED		 6950 }
6951
4d47e4f5
DL		 6952 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6953
6f1d69b0
ED		 6954 I915_WRITE(ILK_DISPLAY_CHICKEN2,
6955 I915_READ(ILK_DISPLAY_CHICKEN2) |
6956 ILK_ELPIN_409_SELECT);
6957 I915_WRITE(_3D_CHICKEN2,
6958 _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
6959 _3D_CHICKEN2_WM_READ_PIPELINED);
4358a374 6960
ecdb4eb7 6961 /* WaDisableRenderCachePipelinedFlush:ilk */
4358a374
DV		 6962 I915_WRITE(CACHE_MODE_0,
6963 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
3107bd48 6964
4e04632e
AG		 6965 /* WaDisable_RenderCache_OperationalFlush:ilk */
6966 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6967
46f16e63 6968 g4x_disable_trickle_feed(dev_priv);
bdad2b2f 6969
46f16e63 6970 ibx_init_clock_gating(dev_priv);
3107bd48
DV		 6971}
6972
46f16e63 6973static void cpt_init_clock_gating(struct drm_i915_private *dev_priv)
3107bd48 6974{
3107bd48 6975 int pipe;
3f704fa2 6976 uint32_t val;
3107bd48
DV		 6977
6978 /*
6979 * On Ibex Peak and Cougar Point, we need to disable clock
6980 * gating for the panel power sequencer or it will fail to
6981 * start up when no ports are active.
6982 */
cd664078
JB		 6983 I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE |
6984 PCH_DPLUNIT_CLOCK_GATE_DISABLE |
6985 PCH_CPUNIT_CLOCK_GATE_DISABLE);
3107bd48
DV		 6986 I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
6987 DPLS_EDP_PPS_FIX_DIS);
335c07b7
TI		 6988 /* The below fixes the weird display corruption, a few pixels shifted
6989 * downward, on (only) LVDS of some HP laptops with IVY.
6990 */
055e393f 6991 for_each_pipe(dev_priv, pipe) {
dc4bd2d1
PZ		 6992 val = I915_READ(TRANS_CHICKEN2(pipe));
6993 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
6994 val &= ~TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
41aa3448 6995 if (dev_priv->vbt.fdi_rx_polarity_inverted)
3f704fa2 6996 val |= TRANS_CHICKEN2_FDI_POLARITY_REVERSED;
dc4bd2d1
PZ		 6997 val &= ~TRANS_CHICKEN2_FRAME_START_DELAY_MASK;
6998 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER;
6999 val &= ~TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH;
3f704fa2
PZ		 7000 I915_WRITE(TRANS_CHICKEN2(pipe), val);
7001 }
3107bd48 7002 /* WADP0ClockGatingDisable */
055e393f 7003 for_each_pipe(dev_priv, pipe) {
3107bd48
DV		 7004 I915_WRITE(TRANS_CHICKEN1(pipe),
7005 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
7006 }
6f1d69b0
ED		 7007}
7008
46f16e63 7009static void gen6_check_mch_setup(struct drm_i915_private *dev_priv)
1d7aaa0c 7010{
1d7aaa0c
DV		 7011 uint32_t tmp;
7012
7013 tmp = I915_READ(MCH_SSKPD);
df662a28
DV		 7014 if ((tmp & MCH_SSKPD_WM0_MASK) != MCH_SSKPD_WM0_VAL)
7015 DRM_DEBUG_KMS("Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n",
7016 tmp);
1d7aaa0c
DV		 7017}
7018
46f16e63 7019static void gen6_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7020{
231e54f6 7021 uint32_t dspclk_gate = ILK_VRHUNIT_CLOCK_GATE_DISABLE;
6f1d69b0 7022
231e54f6 7023 I915_WRITE(ILK_DSPCLK_GATE_D, dspclk_gate);
6f1d69b0
ED		 7024
7025 I915_WRITE(ILK_DISPLAY_CHICKEN2,
7026 I915_READ(ILK_DISPLAY_CHICKEN2) |
7027 ILK_ELPIN_409_SELECT);
7028
ecdb4eb7 7029 /* WaDisableHiZPlanesWhenMSAAEnabled:snb */
4283908e
DV		 7030 I915_WRITE(_3D_CHICKEN,
7031 _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB));
7032
4e04632e
AG		 7033 /* WaDisable_RenderCache_OperationalFlush:snb */
7034 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7035
8d85d272
VS		 7036 /*
7037 * BSpec recoomends 8x4 when MSAA is used,
7038 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7039 *
7040 * Note that PS/WM thread counts depend on the WIZ hashing
7041 * disable bit, which we don't touch here, but it's good
7042 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
8d85d272
VS		 7043 */
7044 I915_WRITE(GEN6_GT_MODE,
98533251 7045 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
8d85d272 7046
46f16e63 7047 ilk_init_lp_watermarks(dev_priv);
6f1d69b0 7048
6f1d69b0 7049 I915_WRITE(CACHE_MODE_0,
50743298 7050 _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
6f1d69b0
ED		 7051
7052 I915_WRITE(GEN6_UCGCTL1,
7053 I915_READ(GEN6_UCGCTL1) |
7054 GEN6_BLBUNIT_CLOCK_GATE_DISABLE |
7055 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
7056
7057 /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
7058 * gating disable must be set. Failure to set it results in
7059 * flickering pixels due to Z write ordering failures after
7060 * some amount of runtime in the Mesa "fire" demo, and Unigine
7061 * Sanctuary and Tropics, and apparently anything else with
7062 * alpha test or pixel discard.
7063 *
7064 * According to the spec, bit 11 (RCCUNIT) must also be set,
7065 * but we didn't debug actual testcases to find it out.
0f846f81 7066 *
ef59318c
VS		 7067 * WaDisableRCCUnitClockGating:snb
7068 * WaDisableRCPBUnitClockGating:snb
6f1d69b0
ED		 7069 */
7070 I915_WRITE(GEN6_UCGCTL2,
7071 GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
7072 GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
7073
5eb146dd 7074 /* WaStripsFansDisableFastClipPerformanceFix:snb */
743b57d8
VS		 7075 I915_WRITE(_3D_CHICKEN3,
7076 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL));
6f1d69b0 7077
e927ecde
VS		 7078 /*
7079 * Bspec says:
7080 * "This bit must be set if 3DSTATE_CLIP clip mode is set to normal and
7081 * 3DSTATE_SF number of SF output attributes is more than 16."
7082 */
7083 I915_WRITE(_3D_CHICKEN3,
7084 _MASKED_BIT_ENABLE(_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH));
7085
6f1d69b0
ED		 7086 /*
7087 * According to the spec the following bits should be
7088 * set in order to enable memory self-refresh and fbc:
7089 * The bit21 and bit22 of 0x42000
7090 * The bit21 and bit22 of 0x42004
7091 * The bit5 and bit7 of 0x42020
7092 * The bit14 of 0x70180
7093 * The bit14 of 0x71180
4bb35334
DL		 7094 *
7095 * WaFbcAsynchFlipDisableFbcQueue:snb
6f1d69b0
ED		 7096 */
7097 I915_WRITE(ILK_DISPLAY_CHICKEN1,
7098 I915_READ(ILK_DISPLAY_CHICKEN1) |
7099 ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
7100 I915_WRITE(ILK_DISPLAY_CHICKEN2,
7101 I915_READ(ILK_DISPLAY_CHICKEN2) |
7102 ILK_DPARB_GATE | ILK_VSDPFD_FULL);
231e54f6
DL		 7103 I915_WRITE(ILK_DSPCLK_GATE_D,
7104 I915_READ(ILK_DSPCLK_GATE_D) |
7105 ILK_DPARBUNIT_CLOCK_GATE_ENABLE |
7106 ILK_DPFDUNIT_CLOCK_GATE_ENABLE);
6f1d69b0 7107
46f16e63 7108 g4x_disable_trickle_feed(dev_priv);
f8f2ac9a 7109
46f16e63 7110 cpt_init_clock_gating(dev_priv);
1d7aaa0c 7111
46f16e63 7112 gen6_check_mch_setup(dev_priv);
6f1d69b0
ED		 7113}
7114
7115static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
7116{
7117 uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);
7118
3aad9059 7119 /*
46680e0a 7120 * WaVSThreadDispatchOverride:ivb,vlv
3aad9059
VS		 7121 *
7122 * This actually overrides the dispatch
7123 * mode for all thread types.
7124 */
6f1d69b0
ED		 7125 reg &= ~GEN7_FF_SCHED_MASK;
7126 reg |= GEN7_FF_TS_SCHED_HW;
7127 reg |= GEN7_FF_VS_SCHED_HW;
7128 reg |= GEN7_FF_DS_SCHED_HW;
7129
7130 I915_WRITE(GEN7_FF_THREAD_MODE, reg);
7131}
7132
46f16e63 7133static void lpt_init_clock_gating(struct drm_i915_private *dev_priv)
17a303ec 7134{
17a303ec
PZ		 7135 /*
7136 * TODO: this bit should only be enabled when really needed, then
7137 * disabled when not needed anymore in order to save power.
7138 */
4f8036a2 7139 if (HAS_PCH_LPT_LP(dev_priv))
17a303ec
PZ		 7140 I915_WRITE(SOUTH_DSPCLK_GATE_D,
7141 I915_READ(SOUTH_DSPCLK_GATE_D) |
7142 PCH_LP_PARTITION_LEVEL_DISABLE);
0a790cdb
PZ		 7143
7144 /* WADPOClockGatingDisable:hsw */
36c0d0cf
VS		 7145 I915_WRITE(TRANS_CHICKEN1(PIPE_A),
7146 I915_READ(TRANS_CHICKEN1(PIPE_A)) |
0a790cdb 7147 TRANS_CHICKEN1_DP0UNIT_GC_DISABLE);
17a303ec
PZ		 7148}
7149
712bf364 7150static void lpt_suspend_hw(struct drm_i915_private *dev_priv)
7d708ee4 7151{
4f8036a2 7152 if (HAS_PCH_LPT_LP(dev_priv)) {
7d708ee4
ID		 7153 uint32_t val = I915_READ(SOUTH_DSPCLK_GATE_D);
7154
7155 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
7156 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
7157 }
7158}
7159
450174fe
ID		 7160static void gen8_set_l3sqc_credits(struct drm_i915_private *dev_priv,
7161 int general_prio_credits,
7162 int high_prio_credits)
7163{
7164 u32 misccpctl;
7165
7166 /* WaTempDisableDOPClkGating:bdw */
7167 misccpctl = I915_READ(GEN7_MISCCPCTL);
7168 I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);
7169
7170 I915_WRITE(GEN8_L3SQCREG1,
7171 L3_GENERAL_PRIO_CREDITS(general_prio_credits) |
7172 L3_HIGH_PRIO_CREDITS(high_prio_credits));
7173
7174 /*
7175 * Wait at least 100 clocks before re-enabling clock gating.
7176 * See the definition of L3SQCREG1 in BSpec.
7177 */
7178 POSTING_READ(GEN8_L3SQCREG1);
7179 udelay(1);
7180 I915_WRITE(GEN7_MISCCPCTL, misccpctl);
7181}
7182
46f16e63 7183static void kabylake_init_clock_gating(struct drm_i915_private *dev_priv)
9498dba7 7184{
46f16e63 7185 gen9_init_clock_gating(dev_priv);
9498dba7
MK		 7186
7187 /* WaDisableSDEUnitClockGating:kbl */
7188 if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0))
7189 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7190 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
8aeb7f62
MK		 7191
7192 /* WaDisableGamClockGating:kbl */
7193 if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0))
7194 I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |
7195 GEN6_GAMUNIT_CLOCK_GATE_DISABLE);
031cd8c8
MK		 7196
7197 /* WaFbcNukeOnHostModify:kbl */
7198 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
7199 ILK_DPFC_NUKE_ON_ANY_MODIFICATION);
9498dba7
MK		 7200}
7201
46f16e63 7202static void skylake_init_clock_gating(struct drm_i915_private *dev_priv)
dc00b6a0 7203{
46f16e63 7204 gen9_init_clock_gating(dev_priv);
44fff99f
MK		 7205
7206 /* WAC6entrylatency:skl */
7207 I915_WRITE(FBC_LLC_READ_CTRL, I915_READ(FBC_LLC_READ_CTRL) |
7208 FBC_LLC_FULLY_OPEN);
031cd8c8
MK		 7209
7210 /* WaFbcNukeOnHostModify:skl */
7211 I915_WRITE(ILK_DPFC_CHICKEN, I915_READ(ILK_DPFC_CHICKEN) |
7212 ILK_DPFC_NUKE_ON_ANY_MODIFICATION);
dc00b6a0
DV		 7213}
7214
46f16e63 7215static void broadwell_init_clock_gating(struct drm_i915_private *dev_priv)
1020a5c2 7216{
07d27e20 7217 enum pipe pipe;
1020a5c2 7218
46f16e63 7219 ilk_init_lp_watermarks(dev_priv);
50ed5fbd 7220
ab57fff1 7221 /* WaSwitchSolVfFArbitrationPriority:bdw */
50ed5fbd 7222 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
fe4ab3ce 7223
ab57fff1 7224 /* WaPsrDPAMaskVBlankInSRD:bdw */
fe4ab3ce
BW		 7225 I915_WRITE(CHICKEN_PAR1_1,
7226 I915_READ(CHICKEN_PAR1_1) | DPA_MASK_VBLANK_SRD);
7227
ab57fff1 7228 /* WaPsrDPRSUnmaskVBlankInSRD:bdw */
055e393f 7229 for_each_pipe(dev_priv, pipe) {
07d27e20 7230 I915_WRITE(CHICKEN_PIPESL_1(pipe),
c7c65622 7231 I915_READ(CHICKEN_PIPESL_1(pipe)) |
8f670bb1 7232 BDW_DPRS_MASK_VBLANK_SRD);
fe4ab3ce 7233 }
63801f21 7234
ab57fff1
BW		 7235 /* WaVSRefCountFullforceMissDisable:bdw */
7236 /* WaDSRefCountFullforceMissDisable:bdw */
7237 I915_WRITE(GEN7_FF_THREAD_MODE,
7238 I915_READ(GEN7_FF_THREAD_MODE) &
7239 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
36075a4c 7240
295e8bb7
VS		 7241 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
7242 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
4f1ca9e9
VS		 7243
7244 /* WaDisableSDEUnitClockGating:bdw */
7245 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7246 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
5d708680 7247
450174fe
ID		 7248 /* WaProgramL3SqcReg1Default:bdw */
7249 gen8_set_l3sqc_credits(dev_priv, 30, 2);
4d487cff 7250
6d50b065
VS		 7251 /*
7252 * WaGttCachingOffByDefault:bdw
7253 * GTT cache may not work with big pages, so if those
7254 * are ever enabled GTT cache may need to be disabled.
7255 */
7256 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
7257
17e0adf0
MK		 7258 /* WaKVMNotificationOnConfigChange:bdw */
7259 I915_WRITE(CHICKEN_PAR2_1, I915_READ(CHICKEN_PAR2_1)
7260 | KVM_CONFIG_CHANGE_NOTIFICATION_SELECT);
7261
46f16e63 7262 lpt_init_clock_gating(dev_priv);
1020a5c2
BW		 7263}
7264
46f16e63 7265static void haswell_init_clock_gating(struct drm_i915_private *dev_priv)
cad2a2d7 7266{
46f16e63 7267 ilk_init_lp_watermarks(dev_priv);
cad2a2d7 7268
f3fc4884
FJ		 7269 /* L3 caching of data atomics doesn't work -- disable it. */
7270 I915_WRITE(HSW_SCRATCH1, HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE);
7271 I915_WRITE(HSW_ROW_CHICKEN3,
7272 _MASKED_BIT_ENABLE(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE));
7273
ecdb4eb7 7274 /* This is required by WaCatErrorRejectionIssue:hsw */
cad2a2d7
ED		 7275 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7276 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7277 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7278
e36ea7ff
VS		 7279 /* WaVSRefCountFullforceMissDisable:hsw */
7280 I915_WRITE(GEN7_FF_THREAD_MODE,
7281 I915_READ(GEN7_FF_THREAD_MODE) & ~GEN7_FF_VS_REF_CNT_FFME);
cad2a2d7 7282
4e04632e
AG		 7283 /* WaDisable_RenderCache_OperationalFlush:hsw */
7284 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7285
fe27c606
CW		 7286 /* enable HiZ Raw Stall Optimization */
7287 I915_WRITE(CACHE_MODE_0_GEN7,
7288 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
7289
ecdb4eb7 7290 /* WaDisable4x2SubspanOptimization:hsw */
cad2a2d7
ED		 7291 I915_WRITE(CACHE_MODE_1,
7292 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
1544d9d5 7293
a12c4967
VS		 7294 /*
7295 * BSpec recommends 8x4 when MSAA is used,
7296 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7297 *
7298 * Note that PS/WM thread counts depend on the WIZ hashing
7299 * disable bit, which we don't touch here, but it's good
7300 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a12c4967
VS		 7301 */
7302 I915_WRITE(GEN7_GT_MODE,
98533251 7303 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a12c4967 7304
94411593
KG		 7305 /* WaSampleCChickenBitEnable:hsw */
7306 I915_WRITE(HALF_SLICE_CHICKEN3,
7307 _MASKED_BIT_ENABLE(HSW_SAMPLE_C_PERFORMANCE));
7308
ecdb4eb7 7309 /* WaSwitchSolVfFArbitrationPriority:hsw */
e3dff585
BW		 7310 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | HSW_ECOCHK_ARB_PRIO_SOL);
7311
90a88643
PZ		 7312 /* WaRsPkgCStateDisplayPMReq:hsw */
7313 I915_WRITE(CHICKEN_PAR1_1,
7314 I915_READ(CHICKEN_PAR1_1) | FORCE_ARB_IDLE_PLANES);
1544d9d5 7315
46f16e63 7316 lpt_init_clock_gating(dev_priv);
cad2a2d7
ED		 7317}
7318
46f16e63 7319static void ivybridge_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7320{
20848223 7321 uint32_t snpcr;
6f1d69b0 7322
46f16e63 7323 ilk_init_lp_watermarks(dev_priv);
6f1d69b0 7324
231e54f6 7325 I915_WRITE(ILK_DSPCLK_GATE_D, ILK_VRHUNIT_CLOCK_GATE_DISABLE);
6f1d69b0 7326
ecdb4eb7 7327 /* WaDisableEarlyCull:ivb */
87f8020e
JB		 7328 I915_WRITE(_3D_CHICKEN3,
7329 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
7330
ecdb4eb7 7331 /* WaDisableBackToBackFlipFix:ivb */
6f1d69b0
ED		 7332 I915_WRITE(IVB_CHICKEN3,
7333 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
7334 CHICKEN3_DGMG_DONE_FIX_DISABLE);
7335
ecdb4eb7 7336 /* WaDisablePSDDualDispatchEnable:ivb */
50a0bc90 7337 if (IS_IVB_GT1(dev_priv))
12f3382b
JB		 7338 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
7339 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 7340
4e04632e
AG		 7341 /* WaDisable_RenderCache_OperationalFlush:ivb */
7342 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7343
ecdb4eb7 7344 /* Apply the WaDisableRHWOOptimizationForRenderHang:ivb workaround. */
6f1d69b0
ED		 7345 I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
7346 GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
7347
ecdb4eb7 7348 /* WaApplyL3ControlAndL3ChickenMode:ivb */
6f1d69b0
ED		 7349 I915_WRITE(GEN7_L3CNTLREG1,
7350 GEN7_WA_FOR_GEN7_L3_CONTROL);
7351 I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
8ab43976 7352 GEN7_WA_L3_CHICKEN_MODE);
50a0bc90 7353 if (IS_IVB_GT1(dev_priv))
8ab43976
JB		 7354 I915_WRITE(GEN7_ROW_CHICKEN2,
7355 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2
VS		 7356 else {
7357 /* must write both registers */
7358 I915_WRITE(GEN7_ROW_CHICKEN2,
7359 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
8ab43976
JB		 7360 I915_WRITE(GEN7_ROW_CHICKEN2_GT2,
7361 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
412236c2 7362 }
6f1d69b0 7363
ecdb4eb7 7364 /* WaForceL3Serialization:ivb */
61939d97
JB		 7365 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
7366 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
7367
1b80a19a 7368 /*
0f846f81 7369 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7370 * This implements the WaDisableRCZUnitClockGating:ivb workaround.
0f846f81
JB		 7371 */
7372 I915_WRITE(GEN6_UCGCTL2,
28acf3b2 7373 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7374
ecdb4eb7 7375 /* This is required by WaCatErrorRejectionIssue:ivb */
6f1d69b0
ED		 7376 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7377 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7378 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7379
46f16e63 7380 g4x_disable_trickle_feed(dev_priv);
6f1d69b0
ED		 7381
7382 gen7_setup_fixed_func_scheduler(dev_priv);
97e1930f 7383
22721343
CW		 7384 if (0) { /* causes HiZ corruption on ivb:gt1 */
7385 /* enable HiZ Raw Stall Optimization */
7386 I915_WRITE(CACHE_MODE_0_GEN7,
7387 _MASKED_BIT_DISABLE(HIZ_RAW_STALL_OPT_DISABLE));
7388 }
116f2b6d 7389
ecdb4eb7 7390 /* WaDisable4x2SubspanOptimization:ivb */
97e1930f
DV		 7391 I915_WRITE(CACHE_MODE_1,
7392 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
20848223 7393
a607c1a4
VS		 7394 /*
7395 * BSpec recommends 8x4 when MSAA is used,
7396 * however in practice 16x4 seems fastest.
c5c98a58
VS		 7397 *
7398 * Note that PS/WM thread counts depend on the WIZ hashing
7399 * disable bit, which we don't touch here, but it's good
7400 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
a607c1a4
VS		 7401 */
7402 I915_WRITE(GEN7_GT_MODE,
98533251 7403 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
a607c1a4 7404
20848223
BW		 7405 snpcr = I915_READ(GEN6_MBCUNIT_SNPCR);
7406 snpcr &= ~GEN6_MBC_SNPCR_MASK;
7407 snpcr |= GEN6_MBC_SNPCR_MED;
7408 I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr);
3107bd48 7409
6e266956 7410 if (!HAS_PCH_NOP(dev_priv))
46f16e63 7411 cpt_init_clock_gating(dev_priv);
1d7aaa0c 7412
46f16e63 7413 gen6_check_mch_setup(dev_priv);
6f1d69b0
ED		 7414}
7415
46f16e63 7416static void valleyview_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7417{
ecdb4eb7 7418 /* WaDisableEarlyCull:vlv */
87f8020e
JB		 7419 I915_WRITE(_3D_CHICKEN3,
7420 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL));
7421
ecdb4eb7 7422 /* WaDisableBackToBackFlipFix:vlv */
6f1d69b0
ED		 7423 I915_WRITE(IVB_CHICKEN3,
7424 CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE |
7425 CHICKEN3_DGMG_DONE_FIX_DISABLE);
7426
fad7d36e 7427 /* WaPsdDispatchEnable:vlv */
ecdb4eb7 7428 /* WaDisablePSDDualDispatchEnable:vlv */
12f3382b 7429 I915_WRITE(GEN7_HALF_SLICE_CHICKEN1,
d3bc0303
JB		 7430 _MASKED_BIT_ENABLE(GEN7_MAX_PS_THREAD_DEP |
7431 GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE));
12f3382b 7432
4e04632e
AG		 7433 /* WaDisable_RenderCache_OperationalFlush:vlv */
7434 I915_WRITE(CACHE_MODE_0_GEN7, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7435
ecdb4eb7 7436 /* WaForceL3Serialization:vlv */
61939d97
JB		 7437 I915_WRITE(GEN7_L3SQCREG4, I915_READ(GEN7_L3SQCREG4) &
7438 ~L3SQ_URB_READ_CAM_MATCH_DISABLE);
7439
ecdb4eb7 7440 /* WaDisableDopClockGating:vlv */
8ab43976
JB		 7441 I915_WRITE(GEN7_ROW_CHICKEN2,
7442 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE));
7443
ecdb4eb7 7444 /* This is required by WaCatErrorRejectionIssue:vlv */
6f1d69b0
ED		 7445 I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
7446 I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
7447 GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
7448
46680e0a
VS		 7449 gen7_setup_fixed_func_scheduler(dev_priv);
7450
3c0edaeb 7451 /*
0f846f81 7452 * According to the spec, bit 13 (RCZUNIT) must be set on IVB.
ecdb4eb7 7453 * This implements the WaDisableRCZUnitClockGating:vlv workaround.
0f846f81
JB		 7454 */
7455 I915_WRITE(GEN6_UCGCTL2,
3c0edaeb 7456 GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
0f846f81 7457
c98f5062
AG		 7458 /* WaDisableL3Bank2xClockGate:vlv
7459 * Disabling L3 clock gating- MMIO 940c[25] = 1
7460 * Set bit 25, to disable L3_BANK_2x_CLK_GATING */
7461 I915_WRITE(GEN7_UCGCTL4,
7462 I915_READ(GEN7_UCGCTL4) | GEN7_L3BANK2X_CLOCK_GATE_DISABLE);
e3f33d46 7463
afd58e79
VS		 7464 /*
7465 * BSpec says this must be set, even though
7466 * WaDisable4x2SubspanOptimization isn't listed for VLV.
7467 */
6b26c86d
DV		 7468 I915_WRITE(CACHE_MODE_1,
7469 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE));
7983117f 7470
da2518f9
VS		 7471 /*
7472 * BSpec recommends 8x4 when MSAA is used,
7473 * however in practice 16x4 seems fastest.
7474 *
7475 * Note that PS/WM thread counts depend on the WIZ hashing
7476 * disable bit, which we don't touch here, but it's good
7477 * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
7478 */
7479 I915_WRITE(GEN7_GT_MODE,
7480 _MASKED_FIELD(GEN6_WIZ_HASHING_MASK, GEN6_WIZ_HASHING_16x4));
7481
031994ee
VS		 7482 /*
7483 * WaIncreaseL3CreditsForVLVB0:vlv
7484 * This is the hardware default actually.
7485 */
7486 I915_WRITE(GEN7_L3SQCREG1, VLV_B0_WA_L3SQCREG1_VALUE);
7487
2d809570 7488 /*
ecdb4eb7 7489 * WaDisableVLVClockGating_VBIIssue:vlv
2d809570
JB		 7490 * Disable clock gating on th GCFG unit to prevent a delay
7491 * in the reporting of vblank events.
7492 */
7a0d1eed 7493 I915_WRITE(VLV_GUNIT_CLOCK_GATE, GCFG_DIS);
6f1d69b0
ED		 7494}
7495
46f16e63 7496static void cherryview_init_clock_gating(struct drm_i915_private *dev_priv)
a4565da8 7497{
232ce337
VS		 7498 /* WaVSRefCountFullforceMissDisable:chv */
7499 /* WaDSRefCountFullforceMissDisable:chv */
7500 I915_WRITE(GEN7_FF_THREAD_MODE,
7501 I915_READ(GEN7_FF_THREAD_MODE) &
7502 ~(GEN8_FF_DS_REF_CNT_FFME | GEN7_FF_VS_REF_CNT_FFME));
acea6f95
VS		 7503
7504 /* WaDisableSemaphoreAndSyncFlipWait:chv */
7505 I915_WRITE(GEN6_RC_SLEEP_PSMI_CONTROL,
7506 _MASKED_BIT_ENABLE(GEN8_RC_SEMA_IDLE_MSG_DISABLE));
0846697c
VS		 7507
7508 /* WaDisableCSUnitClockGating:chv */
7509 I915_WRITE(GEN6_UCGCTL1, I915_READ(GEN6_UCGCTL1) |
7510 GEN6_CSUNIT_CLOCK_GATE_DISABLE);
c631780f
VS		 7511
7512 /* WaDisableSDEUnitClockGating:chv */
7513 I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |
7514 GEN8_SDEUNIT_CLOCK_GATE_DISABLE);
6d50b065 7515
450174fe
ID		 7516 /*
7517 * WaProgramL3SqcReg1Default:chv
7518 * See gfxspecs/Related Documents/Performance Guide/
7519 * LSQC Setting Recommendations.
7520 */
7521 gen8_set_l3sqc_credits(dev_priv, 38, 2);
7522
6d50b065
VS		 7523 /*
7524 * GTT cache may not work with big pages, so if those
7525 * are ever enabled GTT cache may need to be disabled.
7526 */
7527 I915_WRITE(HSW_GTT_CACHE_EN, GTT_CACHE_EN_ALL);
a4565da8
VS		 7528}
7529
46f16e63 7530static void g4x_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7531{
6f1d69b0
ED		 7532 uint32_t dspclk_gate;
7533
7534 I915_WRITE(RENCLK_GATE_D1, 0);
7535 I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
7536 GS_UNIT_CLOCK_GATE_DISABLE |
7537 CL_UNIT_CLOCK_GATE_DISABLE);
7538 I915_WRITE(RAMCLK_GATE_D, 0);
7539 dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
7540 OVRUNIT_CLOCK_GATE_DISABLE |
7541 OVCUNIT_CLOCK_GATE_DISABLE;
50a0bc90 7542 if (IS_GM45(dev_priv))
6f1d69b0
ED		 7543 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
7544 I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
4358a374
DV		 7545
7546 /* WaDisableRenderCachePipelinedFlush */
7547 I915_WRITE(CACHE_MODE_0,
7548 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE));
de1aa629 7549
4e04632e
AG		 7550 /* WaDisable_RenderCache_OperationalFlush:g4x */
7551 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
7552
46f16e63 7553 g4x_disable_trickle_feed(dev_priv);
6f1d69b0
ED		 7554}
7555
46f16e63 7556static void crestline_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7557{
6f1d69b0
ED		 7558 I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
7559 I915_WRITE(RENCLK_GATE_D2, 0);
7560 I915_WRITE(DSPCLK_GATE_D, 0);
7561 I915_WRITE(RAMCLK_GATE_D, 0);
7562 I915_WRITE16(DEUC, 0);
20f94967
VS		 7563 I915_WRITE(MI_ARB_STATE,
7564 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7565
7566 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7567 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7568}
7569
46f16e63 7570static void broadwater_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7571{
6f1d69b0
ED		 7572 I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
7573 I965_RCC_CLOCK_GATE_DISABLE |
7574 I965_RCPB_CLOCK_GATE_DISABLE |
7575 I965_ISC_CLOCK_GATE_DISABLE |
7576 I965_FBC_CLOCK_GATE_DISABLE);
7577 I915_WRITE(RENCLK_GATE_D2, 0);
20f94967
VS		 7578 I915_WRITE(MI_ARB_STATE,
7579 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
4e04632e
AG		 7580
7581 /* WaDisable_RenderCache_OperationalFlush:gen4 */
7582 I915_WRITE(CACHE_MODE_0, _MASKED_BIT_DISABLE(RC_OP_FLUSH_ENABLE));
6f1d69b0
ED		 7583}
7584
46f16e63 7585static void gen3_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7586{
6f1d69b0
ED		 7587 u32 dstate = I915_READ(D_STATE);
7588
7589 dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
7590 DSTATE_DOT_CLOCK_GATING;
7591 I915_WRITE(D_STATE, dstate);
13a86b85 7592
9b1e14f4 7593 if (IS_PINEVIEW(dev_priv))
13a86b85 7594 I915_WRITE(ECOSKPD, _MASKED_BIT_ENABLE(ECO_GATING_CX_ONLY));
974a3b0f
DV		 7595
7596 /* IIR "flip pending" means done if this bit is set */
7597 I915_WRITE(ECOSKPD, _MASKED_BIT_DISABLE(ECO_FLIP_DONE));
12fabbcb
VS		 7598
7599 /* interrupts should cause a wake up from C3 */
3299254f 7600 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_INT_EN));
dbb42748
VS		 7601
7602 /* On GEN3 we really need to make sure the ARB C3 LP bit is set */
7603 I915_WRITE(MI_ARB_STATE, _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE));
1038392b
VS		 7604
7605 I915_WRITE(MI_ARB_STATE,
7606 _MASKED_BIT_ENABLE(MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7607}
7608
46f16e63 7609static void i85x_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7610{
6f1d69b0 7611 I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
54e472ae
VS		 7612
7613 /* interrupts should cause a wake up from C3 */
7614 I915_WRITE(MI_STATE, _MASKED_BIT_ENABLE(MI_AGPBUSY_INT_EN) |
7615 _MASKED_BIT_DISABLE(MI_AGPBUSY_830_MODE));
1038392b
VS		 7616
7617 I915_WRITE(MEM_MODE,
7618 _MASKED_BIT_ENABLE(MEM_DISPLAY_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7619}
7620
46f16e63 7621static void i830_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7622{
1038392b
VS		 7623 I915_WRITE(MEM_MODE,
7624 _MASKED_BIT_ENABLE(MEM_DISPLAY_A_TRICKLE_FEED_DISABLE) |
7625 _MASKED_BIT_ENABLE(MEM_DISPLAY_B_TRICKLE_FEED_DISABLE));
6f1d69b0
ED		 7626}
7627
46f16e63 7628void intel_init_clock_gating(struct drm_i915_private *dev_priv)
6f1d69b0 7629{
46f16e63 7630 dev_priv->display.init_clock_gating(dev_priv);
6f1d69b0
ED		 7631}
7632
712bf364 7633void intel_suspend_hw(struct drm_i915_private *dev_priv)
7d708ee4 7634{
712bf364
VS		 7635 if (HAS_PCH_LPT(dev_priv))
7636 lpt_suspend_hw(dev_priv);
7d708ee4
ID		 7637}
7638
46f16e63 7639static void nop_init_clock_gating(struct drm_i915_private *dev_priv)
bb400da9
ID		 7640{
7641 DRM_DEBUG_KMS("No clock gating settings or workarounds applied.\n");
7642}
7643
7644/**
7645 * intel_init_clock_gating_hooks - setup the clock gating hooks
7646 * @dev_priv: device private
7647 *
7648 * Setup the hooks that configure which clocks of a given platform can be
7649 * gated and also apply various GT and display specific workarounds for these
7650 * platforms. Note that some GT specific workarounds are applied separately
7651 * when GPU contexts or batchbuffers start their execution.
7652 */
7653void intel_init_clock_gating_hooks(struct drm_i915_private *dev_priv)
7654{
7655 if (IS_SKYLAKE(dev_priv))
dc00b6a0 7656 dev_priv->display.init_clock_gating = skylake_init_clock_gating;
bb400da9 7657 else if (IS_KABYLAKE(dev_priv))
9498dba7 7658 dev_priv->display.init_clock_gating = kabylake_init_clock_gating;
cc3f90f0 7659 else if (IS_GEN9_LP(dev_priv))
bb400da9
ID		 7660 dev_priv->display.init_clock_gating = bxt_init_clock_gating;
7661 else if (IS_BROADWELL(dev_priv))
7662 dev_priv->display.init_clock_gating = broadwell_init_clock_gating;
7663 else if (IS_CHERRYVIEW(dev_priv))
7664 dev_priv->display.init_clock_gating = cherryview_init_clock_gating;
7665 else if (IS_HASWELL(dev_priv))
7666 dev_priv->display.init_clock_gating = haswell_init_clock_gating;
7667 else if (IS_IVYBRIDGE(dev_priv))
7668 dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
7669 else if (IS_VALLEYVIEW(dev_priv))
7670 dev_priv->display.init_clock_gating = valleyview_init_clock_gating;
7671 else if (IS_GEN6(dev_priv))
7672 dev_priv->display.init_clock_gating = gen6_init_clock_gating;
7673 else if (IS_GEN5(dev_priv))
7674 dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
7675 else if (IS_G4X(dev_priv))
7676 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
c0f86832 7677 else if (IS_I965GM(dev_priv))
bb400da9 7678 dev_priv->display.init_clock_gating = crestline_init_clock_gating;
c0f86832 7679 else if (IS_I965G(dev_priv))
bb400da9
ID		 7680 dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
7681 else if (IS_GEN3(dev_priv))
7682 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
7683 else if (IS_I85X(dev_priv) || IS_I865G(dev_priv))
7684 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
7685 else if (IS_GEN2(dev_priv))
7686 dev_priv->display.init_clock_gating = i830_init_clock_gating;
7687 else {
7688 MISSING_CASE(INTEL_DEVID(dev_priv));
7689 dev_priv->display.init_clock_gating = nop_init_clock_gating;
7690 }
7691}
7692
1fa61106 7693/* Set up chip specific power management-related functions */
62d75df7 7694void intel_init_pm(struct drm_i915_private *dev_priv)
1fa61106 7695{
7ff0ebcc 7696 intel_fbc_init(dev_priv);
1fa61106 7697
c921aba8 7698 /* For cxsr */
9b1e14f4 7699 if (IS_PINEVIEW(dev_priv))
148ac1f3 7700 i915_pineview_get_mem_freq(dev_priv);
5db94019 7701 else if (IS_GEN5(dev_priv))
148ac1f3 7702 i915_ironlake_get_mem_freq(dev_priv);
c921aba8 7703
1fa61106 7704 /* For FIFO watermark updates */
62d75df7 7705 if (INTEL_GEN(dev_priv) >= 9) {
bb726519 7706 skl_setup_wm_latency(dev_priv);
e62929b3 7707 dev_priv->display.initial_watermarks = skl_initial_wm;
ccf010fb 7708 dev_priv->display.atomic_update_watermarks = skl_atomic_update_crtc_wm;
98d39494 7709 dev_priv->display.compute_global_watermarks = skl_compute_wm;
6e266956 7710 } else if (HAS_PCH_SPLIT(dev_priv)) {
bb726519 7711 ilk_setup_wm_latency(dev_priv);
53615a5e 7712
5db94019 7713 if ((IS_GEN5(dev_priv) && dev_priv->wm.pri_latency[1] &&
bd602544 7714 dev_priv->wm.spr_latency[1] && dev_priv->wm.cur_latency[1]) ||
5db94019 7715 (!IS_GEN5(dev_priv) && dev_priv->wm.pri_latency[0] &&
bd602544 7716 dev_priv->wm.spr_latency[0] && dev_priv->wm.cur_latency[0])) {
86c8bbbe 7717 dev_priv->display.compute_pipe_wm = ilk_compute_pipe_wm;
ed4a6a7c
MR		 7718 dev_priv->display.compute_intermediate_wm =
7719 ilk_compute_intermediate_wm;
7720 dev_priv->display.initial_watermarks =
7721 ilk_initial_watermarks;
7722 dev_priv->display.optimize_watermarks =
7723 ilk_optimize_watermarks;
bd602544
VS		 7724 } else {
7725 DRM_DEBUG_KMS("Failed to read display plane latency. "
7726 "Disable CxSR\n");
7727 }
6b6b3eef 7728 } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
bb726519 7729 vlv_setup_wm_latency(dev_priv);
26e1fe4f 7730 dev_priv->display.update_wm = vlv_update_wm;
9b1e14f4 7731 } else if (IS_PINEVIEW(dev_priv)) {
50a0bc90 7732 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev_priv),
1fa61106
ED		 7733 dev_priv->is_ddr3,
7734 dev_priv->fsb_freq,
7735 dev_priv->mem_freq)) {
7736 DRM_INFO("failed to find known CxSR latency "
7737 "(found ddr%s fsb freq %d, mem freq %d), "
7738 "disabling CxSR\n",
7739 (dev_priv->is_ddr3 == 1) ? "3" : "2",
7740 dev_priv->fsb_freq, dev_priv->mem_freq);
7741 /* Disable CxSR and never update its watermark again */
5209b1f4 7742 intel_set_memory_cxsr(dev_priv, false);
1fa61106
ED		 7743 dev_priv->display.update_wm = NULL;
7744 } else
7745 dev_priv->display.update_wm = pineview_update_wm;
9beb5fea 7746 } else if (IS_G4X(dev_priv)) {
1fa61106 7747 dev_priv->display.update_wm = g4x_update_wm;
5db94019 7748 } else if (IS_GEN4(dev_priv)) {
1fa61106 7749 dev_priv->display.update_wm = i965_update_wm;
5db94019 7750 } else if (IS_GEN3(dev_priv)) {
1fa61106
ED		 7751 dev_priv->display.update_wm = i9xx_update_wm;
7752 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
5db94019 7753 } else if (IS_GEN2(dev_priv)) {
62d75df7 7754 if (INTEL_INFO(dev_priv)->num_pipes == 1) {
feb56b93 7755 dev_priv->display.update_wm = i845_update_wm;
1fa61106 7756 dev_priv->display.get_fifo_size = i845_get_fifo_size;
feb56b93
DV		 7757 } else {
7758 dev_priv->display.update_wm = i9xx_update_wm;
1fa61106 7759 dev_priv->display.get_fifo_size = i830_get_fifo_size;
feb56b93 7760 }
feb56b93
DV		 7761 } else {
7762 DRM_ERROR("unexpected fall-through in intel_init_pm\n");
1fa61106
ED		 7763 }
7764}
7765
87660502
L		 7766static inline int gen6_check_mailbox_status(struct drm_i915_private *dev_priv)
7767{
7768 uint32_t flags =
7769 I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_ERROR_MASK;
7770
7771 switch (flags) {
7772 case GEN6_PCODE_SUCCESS:
7773 return 0;
7774 case GEN6_PCODE_UNIMPLEMENTED_CMD:
7775 case GEN6_PCODE_ILLEGAL_CMD:
7776 return -ENXIO;
7777 case GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE:
7850d1c3 7778 case GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE:
87660502
L		 7779 return -EOVERFLOW;
7780 case GEN6_PCODE_TIMEOUT:
7781 return -ETIMEDOUT;
7782 default:
7783 MISSING_CASE(flags)
7784 return 0;
7785 }
7786}
7787
7788static inline int gen7_check_mailbox_status(struct drm_i915_private *dev_priv)
7789{
7790 uint32_t flags =
7791 I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_ERROR_MASK;
7792
7793 switch (flags) {
7794 case GEN6_PCODE_SUCCESS:
7795 return 0;
7796 case GEN6_PCODE_ILLEGAL_CMD:
7797 return -ENXIO;
7798 case GEN7_PCODE_TIMEOUT:
7799 return -ETIMEDOUT;
7800 case GEN7_PCODE_ILLEGAL_DATA:
7801 return -EINVAL;
7802 case GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE:
7803 return -EOVERFLOW;
7804 default:
7805 MISSING_CASE(flags);
7806 return 0;
7807 }
7808}
7809
151a49d0 7810int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val)
42c0526c 7811{
87660502
L		 7812 int status;
7813
4fc688ce 7814 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c 7815
3f5582dd
CW		 7816 /* GEN6_PCODE_* are outside of the forcewake domain, we can
7817 * use te fw I915_READ variants to reduce the amount of work
7818 * required when reading/writing.
7819 */
7820
7821 if (I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
42c0526c
BW		 7822 DRM_DEBUG_DRIVER("warning: pcode (read) mailbox access failed\n");
7823 return -EAGAIN;
7824 }
7825
3f5582dd
CW		 7826 I915_WRITE_FW(GEN6_PCODE_DATA, *val);
7827 I915_WRITE_FW(GEN6_PCODE_DATA1, 0);
7828 I915_WRITE_FW(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
42c0526c 7829
3f5582dd
CW		 7830 if (intel_wait_for_register_fw(dev_priv,
7831 GEN6_PCODE_MAILBOX, GEN6_PCODE_READY, 0,
7832 500)) {
42c0526c
BW		 7833 DRM_ERROR("timeout waiting for pcode read (%d) to finish\n", mbox);
7834 return -ETIMEDOUT;
7835 }
7836
3f5582dd
CW		 7837 *val = I915_READ_FW(GEN6_PCODE_DATA);
7838 I915_WRITE_FW(GEN6_PCODE_DATA, 0);
42c0526c 7839
87660502
L		 7840 if (INTEL_GEN(dev_priv) > 6)
7841 status = gen7_check_mailbox_status(dev_priv);
7842 else
7843 status = gen6_check_mailbox_status(dev_priv);
7844
7845 if (status) {
7846 DRM_DEBUG_DRIVER("warning: pcode (read) mailbox access failed: %d\n",
7847 status);
7848 return status;
7849 }
7850
42c0526c
BW		 7851 return 0;
7852}
7853
3f5582dd 7854int sandybridge_pcode_write(struct drm_i915_private *dev_priv,
87660502 7855 u32 mbox, u32 val)
42c0526c 7856{
87660502
L		 7857 int status;
7858
4fc688ce 7859 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
42c0526c 7860
3f5582dd
CW		 7861 /* GEN6_PCODE_* are outside of the forcewake domain, we can
7862 * use te fw I915_READ variants to reduce the amount of work
7863 * required when reading/writing.
7864 */
7865
7866 if (I915_READ_FW(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) {
42c0526c
BW		 7867 DRM_DEBUG_DRIVER("warning: pcode (write) mailbox access failed\n");
7868 return -EAGAIN;
7869 }
7870
3f5582dd 7871 I915_WRITE_FW(GEN6_PCODE_DATA, val);
8bf41b72 7872 I915_WRITE_FW(GEN6_PCODE_DATA1, 0);
3f5582dd 7873 I915_WRITE_FW(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY | mbox);
42c0526c 7874
3f5582dd
CW		 7875 if (intel_wait_for_register_fw(dev_priv,
7876 GEN6_PCODE_MAILBOX, GEN6_PCODE_READY, 0,
7877 500)) {
42c0526c
BW		 7878 DRM_ERROR("timeout waiting for pcode write (%d) to finish\n", mbox);
7879 return -ETIMEDOUT;
7880 }
7881
3f5582dd 7882 I915_WRITE_FW(GEN6_PCODE_DATA, 0);
42c0526c 7883
87660502
L		 7884 if (INTEL_GEN(dev_priv) > 6)
7885 status = gen7_check_mailbox_status(dev_priv);
7886 else
7887 status = gen6_check_mailbox_status(dev_priv);
7888
7889 if (status) {
7890 DRM_DEBUG_DRIVER("warning: pcode (write) mailbox access failed: %d\n",
7891 status);
7892 return status;
7893 }
7894
42c0526c
BW		 7895 return 0;
7896}
a0e4e199 7897
a0b8a1fe
ID		 7898static bool skl_pcode_try_request(struct drm_i915_private *dev_priv, u32 mbox,
7899 u32 request, u32 reply_mask, u32 reply,
7900 u32 *status)
7901{
7902 u32 val = request;
7903
7904 *status = sandybridge_pcode_read(dev_priv, mbox, &val);
7905
7906 return *status || ((val & reply_mask) == reply);
7907}
7908
7909/**
7910 * skl_pcode_request - send PCODE request until acknowledgment
7911 * @dev_priv: device private
7912 * @mbox: PCODE mailbox ID the request is targeted for
7913 * @request: request ID
7914 * @reply_mask: mask used to check for request acknowledgment
7915 * @reply: value used to check for request acknowledgment
7916 * @timeout_base_ms: timeout for polling with preemption enabled
7917 *
7918 * Keep resending the @request to @mbox until PCODE acknowledges it, PCODE
7919 * reports an error or an overall timeout of @timeout_base_ms+10 ms expires.
7920 * The request is acknowledged once the PCODE reply dword equals @reply after
7921 * applying @reply_mask. Polling is first attempted with preemption enabled
7922 * for @timeout_base_ms and if this times out for another 10 ms with
7923 * preemption disabled.
7924 *
7925 * Returns 0 on success, %-ETIMEDOUT in case of a timeout, <0 in case of some
7926 * other error as reported by PCODE.
7927 */
7928int skl_pcode_request(struct drm_i915_private *dev_priv, u32 mbox, u32 request,
7929 u32 reply_mask, u32 reply, int timeout_base_ms)
7930{
7931 u32 status;
7932 int ret;
7933
7934 WARN_ON(!mutex_is_locked(&dev_priv->rps.hw_lock));
7935
7936#define COND skl_pcode_try_request(dev_priv, mbox, request, reply_mask, reply, \
7937 &status)
7938
7939 /*
7940 * Prime the PCODE by doing a request first. Normally it guarantees
7941 * that a subsequent request, at most @timeout_base_ms later, succeeds.
7942 * _wait_for() doesn't guarantee when its passed condition is evaluated
7943 * first, so send the first request explicitly.
7944 */
7945 if (COND) {
7946 ret = 0;
7947 goto out;
7948 }
7949 ret = _wait_for(COND, timeout_base_ms * 1000, 10);
7950 if (!ret)
7951 goto out;
7952
7953 /*
7954 * The above can time out if the number of requests was low (2 in the
7955 * worst case) _and_ PCODE was busy for some reason even after a
7956 * (queued) request and @timeout_base_ms delay. As a workaround retry
7957 * the poll with preemption disabled to maximize the number of
7958 * requests. Increase the timeout from @timeout_base_ms to 10ms to
7959 * account for interrupts that could reduce the number of these
7960 * requests.
7961 */
7962 DRM_DEBUG_KMS("PCODE timeout, retrying with preemption disabled\n");
7963 WARN_ON_ONCE(timeout_base_ms > 3);
7964 preempt_disable();
7965 ret = wait_for_atomic(COND, 10);
7966 preempt_enable();
7967
7968out:
7969 return ret ? ret : status;
7970#undef COND
7971}
7972
dd06f88c
VS		 7973static int byt_gpu_freq(struct drm_i915_private *dev_priv, int val)
7974{
c30fec65
VS		 7975 /*
7976 * N = val - 0xb7
7977 * Slow = Fast = GPLL ref * N
7978 */
7979 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * (val - 0xb7), 1000);
855ba3be
JB		 7980}
7981
b55dd647 7982static int byt_freq_opcode(struct drm_i915_private *dev_priv, int val)
855ba3be 7983{
c30fec65 7984 return DIV_ROUND_CLOSEST(1000 * val, dev_priv->rps.gpll_ref_freq) + 0xb7;
855ba3be
JB		 7985}
7986
b55dd647 7987static int chv_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7988{
c30fec65
VS		 7989 /*
7990 * N = val / 2
7991 * CU (slow) = CU2x (fast) / 2 = GPLL ref * N / 2
7992 */
7993 return DIV_ROUND_CLOSEST(dev_priv->rps.gpll_ref_freq * val, 2 * 2 * 1000);
22b1b2f8
D		 7994}
7995
b55dd647 7996static int chv_freq_opcode(struct drm_i915_private *dev_priv, int val)
22b1b2f8 7997{
1c14762d 7998 /* CHV needs even values */
c30fec65 7999 return DIV_ROUND_CLOSEST(2 * 1000 * val, dev_priv->rps.gpll_ref_freq) * 2;
22b1b2f8
D		 8000}
8001
616bc820 8002int intel_gpu_freq(struct drm_i915_private *dev_priv, int val)
22b1b2f8 8003{
2d1fe073 8004 if (IS_GEN9(dev_priv))
500a3d2e
MK		 8005 return DIV_ROUND_CLOSEST(val * GT_FREQUENCY_MULTIPLIER,
8006 GEN9_FREQ_SCALER);
2d1fe073 8007 else if (IS_CHERRYVIEW(dev_priv))
616bc820 8008 return chv_gpu_freq(dev_priv, val);
2d1fe073 8009 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 8010 return byt_gpu_freq(dev_priv, val);
8011 else
8012 return val * GT_FREQUENCY_MULTIPLIER;
22b1b2f8
D		 8013}
8014
616bc820
VS		 8015int intel_freq_opcode(struct drm_i915_private *dev_priv, int val)
8016{
2d1fe073 8017 if (IS_GEN9(dev_priv))
500a3d2e
MK		 8018 return DIV_ROUND_CLOSEST(val * GEN9_FREQ_SCALER,
8019 GT_FREQUENCY_MULTIPLIER);
2d1fe073 8020 else if (IS_CHERRYVIEW(dev_priv))
616bc820 8021 return chv_freq_opcode(dev_priv, val);
2d1fe073 8022 else if (IS_VALLEYVIEW(dev_priv))
616bc820
VS		 8023 return byt_freq_opcode(dev_priv, val);
8024 else
500a3d2e 8025 return DIV_ROUND_CLOSEST(val, GT_FREQUENCY_MULTIPLIER);
616bc820 8026}
22b1b2f8 8027
6ad790c0
CW		 8028struct request_boost {
8029 struct work_struct work;
eed29a5b 8030 struct drm_i915_gem_request *req;
6ad790c0
CW		 8031};
8032
8033static void __intel_rps_boost_work(struct work_struct *work)
8034{
8035 struct request_boost *boost = container_of(work, struct request_boost, work);
e61b9958 8036 struct drm_i915_gem_request *req = boost->req;
6ad790c0 8037
f69a02c9 8038 if (!i915_gem_request_completed(req))
c033666a 8039 gen6_rps_boost(req->i915, NULL, req->emitted_jiffies);
6ad790c0 8040
e8a261ea 8041 i915_gem_request_put(req);
6ad790c0
CW		 8042 kfree(boost);
8043}
8044
91d14251 8045void intel_queue_rps_boost_for_request(struct drm_i915_gem_request *req)
6ad790c0
CW		 8046{
8047 struct request_boost *boost;
8048
91d14251 8049 if (req == NULL || INTEL_GEN(req->i915) < 6)
6ad790c0
CW		 8050 return;
8051
f69a02c9 8052 if (i915_gem_request_completed(req))
e61b9958
CW		 8053 return;
8054
6ad790c0
CW		 8055 boost = kmalloc(sizeof(*boost), GFP_ATOMIC);
8056 if (boost == NULL)
8057 return;
8058
e8a261ea 8059 boost->req = i915_gem_request_get(req);
6ad790c0
CW		 8060
8061 INIT_WORK(&boost->work, __intel_rps_boost_work);
91d14251 8062 queue_work(req->i915->wq, &boost->work);
6ad790c0
CW		 8063}
8064
192aa181 8065void intel_pm_setup(struct drm_i915_private *dev_priv)
907b28c5 8066{
f742a552 8067 mutex_init(&dev_priv->rps.hw_lock);
8d3afd7d 8068 spin_lock_init(&dev_priv->rps.client_lock);
f742a552 8069
54b4f68f
CW		 8070 INIT_DELAYED_WORK(&dev_priv->rps.autoenable_work,
8071 __intel_autoenable_gt_powersave);
1854d5ca 8072 INIT_LIST_HEAD(&dev_priv->rps.clients);
5d584b2e 8073
33688d95 8074 dev_priv->pm.suspended = false;
1f814dac 8075 atomic_set(&dev_priv->pm.wakeref_count, 0);
907b28c5 8076}
Ubuntu Artful kernel mirror