]>
Commit | Line | Data |
---|---|---|
62fdfeaf EA |
1 | /* |
2 | * Copyright © 2008-2010 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Zou Nan hai <nanhai.zou@intel.com> | |
26 | * Xiang Hai hao<haihao.xiang@intel.com> | |
27 | * | |
28 | */ | |
29 | ||
a4d8a0fe | 30 | #include <linux/log2.h> |
760285e7 | 31 | #include <drm/drmP.h> |
62fdfeaf | 32 | #include "i915_drv.h" |
760285e7 | 33 | #include <drm/i915_drm.h> |
62fdfeaf | 34 | #include "i915_trace.h" |
881f47b6 | 35 | #include "intel_drv.h" |
62fdfeaf | 36 | |
a0442461 CW |
37 | /* Rough estimate of the typical request size, performing a flush, |
38 | * set-context and then emitting the batch. | |
39 | */ | |
40 | #define LEGACY_REQUEST_SIZE 200 | |
41 | ||
82e104cc | 42 | int __intel_ring_space(int head, int tail, int size) |
c7dca47b | 43 | { |
4f54741e DG |
44 | int space = head - tail; |
45 | if (space <= 0) | |
1cf0ba14 | 46 | space += size; |
4f54741e | 47 | return space - I915_RING_FREE_SPACE; |
c7dca47b CW |
48 | } |
49 | ||
32c04f16 | 50 | void intel_ring_update_space(struct intel_ring *ring) |
ebd0fd4b | 51 | { |
32c04f16 CW |
52 | if (ring->last_retired_head != -1) { |
53 | ring->head = ring->last_retired_head; | |
54 | ring->last_retired_head = -1; | |
ebd0fd4b DG |
55 | } |
56 | ||
32c04f16 CW |
57 | ring->space = __intel_ring_space(ring->head & HEAD_ADDR, |
58 | ring->tail, ring->size); | |
ebd0fd4b DG |
59 | } |
60 | ||
b72f3acb | 61 | static int |
7c9cf4e3 | 62 | gen2_render_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
46f0f8d1 | 63 | { |
7e37f889 | 64 | struct intel_ring *ring = req->ring; |
46f0f8d1 CW |
65 | u32 cmd; |
66 | int ret; | |
67 | ||
68 | cmd = MI_FLUSH; | |
46f0f8d1 | 69 | |
7c9cf4e3 | 70 | if (mode & EMIT_INVALIDATE) |
46f0f8d1 CW |
71 | cmd |= MI_READ_FLUSH; |
72 | ||
5fb9de1a | 73 | ret = intel_ring_begin(req, 2); |
46f0f8d1 CW |
74 | if (ret) |
75 | return ret; | |
76 | ||
b5321f30 CW |
77 | intel_ring_emit(ring, cmd); |
78 | intel_ring_emit(ring, MI_NOOP); | |
79 | intel_ring_advance(ring); | |
46f0f8d1 CW |
80 | |
81 | return 0; | |
82 | } | |
83 | ||
84 | static int | |
7c9cf4e3 | 85 | gen4_render_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
62fdfeaf | 86 | { |
7e37f889 | 87 | struct intel_ring *ring = req->ring; |
6f392d54 | 88 | u32 cmd; |
b72f3acb | 89 | int ret; |
6f392d54 | 90 | |
36d527de CW |
91 | /* |
92 | * read/write caches: | |
93 | * | |
94 | * I915_GEM_DOMAIN_RENDER is always invalidated, but is | |
95 | * only flushed if MI_NO_WRITE_FLUSH is unset. On 965, it is | |
96 | * also flushed at 2d versus 3d pipeline switches. | |
97 | * | |
98 | * read-only caches: | |
99 | * | |
100 | * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if | |
101 | * MI_READ_FLUSH is set, and is always flushed on 965. | |
102 | * | |
103 | * I915_GEM_DOMAIN_COMMAND may not exist? | |
104 | * | |
105 | * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is | |
106 | * invalidated when MI_EXE_FLUSH is set. | |
107 | * | |
108 | * I915_GEM_DOMAIN_VERTEX, which exists on 965, is | |
109 | * invalidated with every MI_FLUSH. | |
110 | * | |
111 | * TLBs: | |
112 | * | |
113 | * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND | |
114 | * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and | |
115 | * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER | |
116 | * are flushed at any MI_FLUSH. | |
117 | */ | |
118 | ||
b5321f30 | 119 | cmd = MI_FLUSH; |
7c9cf4e3 | 120 | if (mode & EMIT_INVALIDATE) { |
36d527de | 121 | cmd |= MI_EXE_FLUSH; |
b5321f30 CW |
122 | if (IS_G4X(req->i915) || IS_GEN5(req->i915)) |
123 | cmd |= MI_INVALIDATE_ISP; | |
124 | } | |
70eac33e | 125 | |
5fb9de1a | 126 | ret = intel_ring_begin(req, 2); |
36d527de CW |
127 | if (ret) |
128 | return ret; | |
b72f3acb | 129 | |
b5321f30 CW |
130 | intel_ring_emit(ring, cmd); |
131 | intel_ring_emit(ring, MI_NOOP); | |
132 | intel_ring_advance(ring); | |
b72f3acb CW |
133 | |
134 | return 0; | |
8187a2b7 ZN |
135 | } |
136 | ||
8d315287 JB |
137 | /** |
138 | * Emits a PIPE_CONTROL with a non-zero post-sync operation, for | |
139 | * implementing two workarounds on gen6. From section 1.4.7.1 | |
140 | * "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1: | |
141 | * | |
142 | * [DevSNB-C+{W/A}] Before any depth stall flush (including those | |
143 | * produced by non-pipelined state commands), software needs to first | |
144 | * send a PIPE_CONTROL with no bits set except Post-Sync Operation != | |
145 | * 0. | |
146 | * | |
147 | * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable | |
148 | * =1, a PIPE_CONTROL with any non-zero post-sync-op is required. | |
149 | * | |
150 | * And the workaround for these two requires this workaround first: | |
151 | * | |
152 | * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent | |
153 | * BEFORE the pipe-control with a post-sync op and no write-cache | |
154 | * flushes. | |
155 | * | |
156 | * And this last workaround is tricky because of the requirements on | |
157 | * that bit. From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM | |
158 | * volume 2 part 1: | |
159 | * | |
160 | * "1 of the following must also be set: | |
161 | * - Render Target Cache Flush Enable ([12] of DW1) | |
162 | * - Depth Cache Flush Enable ([0] of DW1) | |
163 | * - Stall at Pixel Scoreboard ([1] of DW1) | |
164 | * - Depth Stall ([13] of DW1) | |
165 | * - Post-Sync Operation ([13] of DW1) | |
166 | * - Notify Enable ([8] of DW1)" | |
167 | * | |
168 | * The cache flushes require the workaround flush that triggered this | |
169 | * one, so we can't use it. Depth stall would trigger the same. | |
170 | * Post-sync nonzero is what triggered this second workaround, so we | |
171 | * can't use that one either. Notify enable is IRQs, which aren't | |
172 | * really our business. That leaves only stall at scoreboard. | |
173 | */ | |
174 | static int | |
f2cf1fcc | 175 | intel_emit_post_sync_nonzero_flush(struct drm_i915_gem_request *req) |
8d315287 | 176 | { |
7e37f889 | 177 | struct intel_ring *ring = req->ring; |
b5321f30 | 178 | u32 scratch_addr = |
56c0f1a7 | 179 | req->engine->scratch->node.start + 2 * CACHELINE_BYTES; |
8d315287 JB |
180 | int ret; |
181 | ||
5fb9de1a | 182 | ret = intel_ring_begin(req, 6); |
8d315287 JB |
183 | if (ret) |
184 | return ret; | |
185 | ||
b5321f30 CW |
186 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); |
187 | intel_ring_emit(ring, PIPE_CONTROL_CS_STALL | | |
8d315287 | 188 | PIPE_CONTROL_STALL_AT_SCOREBOARD); |
b5321f30 CW |
189 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); |
190 | intel_ring_emit(ring, 0); /* low dword */ | |
191 | intel_ring_emit(ring, 0); /* high dword */ | |
192 | intel_ring_emit(ring, MI_NOOP); | |
193 | intel_ring_advance(ring); | |
8d315287 | 194 | |
5fb9de1a | 195 | ret = intel_ring_begin(req, 6); |
8d315287 JB |
196 | if (ret) |
197 | return ret; | |
198 | ||
b5321f30 CW |
199 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); |
200 | intel_ring_emit(ring, PIPE_CONTROL_QW_WRITE); | |
201 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); | |
202 | intel_ring_emit(ring, 0); | |
203 | intel_ring_emit(ring, 0); | |
204 | intel_ring_emit(ring, MI_NOOP); | |
205 | intel_ring_advance(ring); | |
8d315287 JB |
206 | |
207 | return 0; | |
208 | } | |
209 | ||
210 | static int | |
7c9cf4e3 | 211 | gen6_render_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
8d315287 | 212 | { |
7e37f889 | 213 | struct intel_ring *ring = req->ring; |
b5321f30 | 214 | u32 scratch_addr = |
56c0f1a7 | 215 | req->engine->scratch->node.start + 2 * CACHELINE_BYTES; |
8d315287 | 216 | u32 flags = 0; |
8d315287 JB |
217 | int ret; |
218 | ||
b3111509 | 219 | /* Force SNB workarounds for PIPE_CONTROL flushes */ |
f2cf1fcc | 220 | ret = intel_emit_post_sync_nonzero_flush(req); |
b3111509 PZ |
221 | if (ret) |
222 | return ret; | |
223 | ||
8d315287 JB |
224 | /* Just flush everything. Experiments have shown that reducing the |
225 | * number of bits based on the write domains has little performance | |
226 | * impact. | |
227 | */ | |
7c9cf4e3 | 228 | if (mode & EMIT_FLUSH) { |
7d54a904 CW |
229 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; |
230 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
231 | /* | |
232 | * Ensure that any following seqno writes only happen | |
233 | * when the render cache is indeed flushed. | |
234 | */ | |
97f209bc | 235 | flags |= PIPE_CONTROL_CS_STALL; |
7d54a904 | 236 | } |
7c9cf4e3 | 237 | if (mode & EMIT_INVALIDATE) { |
7d54a904 CW |
238 | flags |= PIPE_CONTROL_TLB_INVALIDATE; |
239 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
240 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
241 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
242 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
243 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
244 | /* | |
245 | * TLB invalidate requires a post-sync write. | |
246 | */ | |
3ac78313 | 247 | flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; |
7d54a904 | 248 | } |
8d315287 | 249 | |
5fb9de1a | 250 | ret = intel_ring_begin(req, 4); |
8d315287 JB |
251 | if (ret) |
252 | return ret; | |
253 | ||
b5321f30 CW |
254 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); |
255 | intel_ring_emit(ring, flags); | |
256 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); | |
257 | intel_ring_emit(ring, 0); | |
258 | intel_ring_advance(ring); | |
8d315287 JB |
259 | |
260 | return 0; | |
261 | } | |
262 | ||
f3987631 | 263 | static int |
f2cf1fcc | 264 | gen7_render_ring_cs_stall_wa(struct drm_i915_gem_request *req) |
f3987631 | 265 | { |
7e37f889 | 266 | struct intel_ring *ring = req->ring; |
f3987631 PZ |
267 | int ret; |
268 | ||
5fb9de1a | 269 | ret = intel_ring_begin(req, 4); |
f3987631 PZ |
270 | if (ret) |
271 | return ret; | |
272 | ||
b5321f30 CW |
273 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); |
274 | intel_ring_emit(ring, | |
275 | PIPE_CONTROL_CS_STALL | | |
276 | PIPE_CONTROL_STALL_AT_SCOREBOARD); | |
277 | intel_ring_emit(ring, 0); | |
278 | intel_ring_emit(ring, 0); | |
279 | intel_ring_advance(ring); | |
f3987631 PZ |
280 | |
281 | return 0; | |
282 | } | |
283 | ||
4772eaeb | 284 | static int |
7c9cf4e3 | 285 | gen7_render_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
4772eaeb | 286 | { |
7e37f889 | 287 | struct intel_ring *ring = req->ring; |
b5321f30 | 288 | u32 scratch_addr = |
56c0f1a7 | 289 | req->engine->scratch->node.start + 2 * CACHELINE_BYTES; |
4772eaeb | 290 | u32 flags = 0; |
4772eaeb PZ |
291 | int ret; |
292 | ||
f3987631 PZ |
293 | /* |
294 | * Ensure that any following seqno writes only happen when the render | |
295 | * cache is indeed flushed. | |
296 | * | |
297 | * Workaround: 4th PIPE_CONTROL command (except the ones with only | |
298 | * read-cache invalidate bits set) must have the CS_STALL bit set. We | |
299 | * don't try to be clever and just set it unconditionally. | |
300 | */ | |
301 | flags |= PIPE_CONTROL_CS_STALL; | |
302 | ||
4772eaeb PZ |
303 | /* Just flush everything. Experiments have shown that reducing the |
304 | * number of bits based on the write domains has little performance | |
305 | * impact. | |
306 | */ | |
7c9cf4e3 | 307 | if (mode & EMIT_FLUSH) { |
4772eaeb PZ |
308 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; |
309 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
965fd602 | 310 | flags |= PIPE_CONTROL_DC_FLUSH_ENABLE; |
40a24488 | 311 | flags |= PIPE_CONTROL_FLUSH_ENABLE; |
4772eaeb | 312 | } |
7c9cf4e3 | 313 | if (mode & EMIT_INVALIDATE) { |
4772eaeb PZ |
314 | flags |= PIPE_CONTROL_TLB_INVALIDATE; |
315 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
316 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
317 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
318 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
319 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
148b83d0 | 320 | flags |= PIPE_CONTROL_MEDIA_STATE_CLEAR; |
4772eaeb PZ |
321 | /* |
322 | * TLB invalidate requires a post-sync write. | |
323 | */ | |
324 | flags |= PIPE_CONTROL_QW_WRITE; | |
b9e1faa7 | 325 | flags |= PIPE_CONTROL_GLOBAL_GTT_IVB; |
f3987631 | 326 | |
add284a3 CW |
327 | flags |= PIPE_CONTROL_STALL_AT_SCOREBOARD; |
328 | ||
f3987631 PZ |
329 | /* Workaround: we must issue a pipe_control with CS-stall bit |
330 | * set before a pipe_control command that has the state cache | |
331 | * invalidate bit set. */ | |
f2cf1fcc | 332 | gen7_render_ring_cs_stall_wa(req); |
4772eaeb PZ |
333 | } |
334 | ||
5fb9de1a | 335 | ret = intel_ring_begin(req, 4); |
4772eaeb PZ |
336 | if (ret) |
337 | return ret; | |
338 | ||
b5321f30 CW |
339 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); |
340 | intel_ring_emit(ring, flags); | |
341 | intel_ring_emit(ring, scratch_addr); | |
342 | intel_ring_emit(ring, 0); | |
343 | intel_ring_advance(ring); | |
4772eaeb PZ |
344 | |
345 | return 0; | |
346 | } | |
347 | ||
884ceace | 348 | static int |
f2cf1fcc | 349 | gen8_emit_pipe_control(struct drm_i915_gem_request *req, |
884ceace KG |
350 | u32 flags, u32 scratch_addr) |
351 | { | |
7e37f889 | 352 | struct intel_ring *ring = req->ring; |
884ceace KG |
353 | int ret; |
354 | ||
5fb9de1a | 355 | ret = intel_ring_begin(req, 6); |
884ceace KG |
356 | if (ret) |
357 | return ret; | |
358 | ||
b5321f30 CW |
359 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(6)); |
360 | intel_ring_emit(ring, flags); | |
361 | intel_ring_emit(ring, scratch_addr); | |
362 | intel_ring_emit(ring, 0); | |
363 | intel_ring_emit(ring, 0); | |
364 | intel_ring_emit(ring, 0); | |
365 | intel_ring_advance(ring); | |
884ceace KG |
366 | |
367 | return 0; | |
368 | } | |
369 | ||
a5f3d68e | 370 | static int |
7c9cf4e3 | 371 | gen8_render_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
a5f3d68e | 372 | { |
56c0f1a7 CW |
373 | u32 scratch_addr = |
374 | req->engine->scratch->node.start + 2 * CACHELINE_BYTES; | |
b5321f30 | 375 | u32 flags = 0; |
02c9f7e3 | 376 | int ret; |
a5f3d68e BW |
377 | |
378 | flags |= PIPE_CONTROL_CS_STALL; | |
379 | ||
7c9cf4e3 | 380 | if (mode & EMIT_FLUSH) { |
a5f3d68e BW |
381 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; |
382 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
965fd602 | 383 | flags |= PIPE_CONTROL_DC_FLUSH_ENABLE; |
40a24488 | 384 | flags |= PIPE_CONTROL_FLUSH_ENABLE; |
a5f3d68e | 385 | } |
7c9cf4e3 | 386 | if (mode & EMIT_INVALIDATE) { |
a5f3d68e BW |
387 | flags |= PIPE_CONTROL_TLB_INVALIDATE; |
388 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
389 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
390 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
391 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
392 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
393 | flags |= PIPE_CONTROL_QW_WRITE; | |
394 | flags |= PIPE_CONTROL_GLOBAL_GTT_IVB; | |
02c9f7e3 KG |
395 | |
396 | /* WaCsStallBeforeStateCacheInvalidate:bdw,chv */ | |
f2cf1fcc | 397 | ret = gen8_emit_pipe_control(req, |
02c9f7e3 KG |
398 | PIPE_CONTROL_CS_STALL | |
399 | PIPE_CONTROL_STALL_AT_SCOREBOARD, | |
400 | 0); | |
401 | if (ret) | |
402 | return ret; | |
a5f3d68e BW |
403 | } |
404 | ||
f2cf1fcc | 405 | return gen8_emit_pipe_control(req, flags, scratch_addr); |
a5f3d68e BW |
406 | } |
407 | ||
7e37f889 | 408 | u64 intel_engine_get_active_head(struct intel_engine_cs *engine) |
8187a2b7 | 409 | { |
c033666a | 410 | struct drm_i915_private *dev_priv = engine->i915; |
50877445 | 411 | u64 acthd; |
8187a2b7 | 412 | |
c033666a | 413 | if (INTEL_GEN(dev_priv) >= 8) |
0bc40be8 TU |
414 | acthd = I915_READ64_2x32(RING_ACTHD(engine->mmio_base), |
415 | RING_ACTHD_UDW(engine->mmio_base)); | |
c033666a | 416 | else if (INTEL_GEN(dev_priv) >= 4) |
0bc40be8 | 417 | acthd = I915_READ(RING_ACTHD(engine->mmio_base)); |
50877445 CW |
418 | else |
419 | acthd = I915_READ(ACTHD); | |
420 | ||
421 | return acthd; | |
8187a2b7 ZN |
422 | } |
423 | ||
0bc40be8 | 424 | static void ring_setup_phys_status_page(struct intel_engine_cs *engine) |
035dc1e0 | 425 | { |
c033666a | 426 | struct drm_i915_private *dev_priv = engine->i915; |
035dc1e0 DV |
427 | u32 addr; |
428 | ||
429 | addr = dev_priv->status_page_dmah->busaddr; | |
c033666a | 430 | if (INTEL_GEN(dev_priv) >= 4) |
035dc1e0 DV |
431 | addr |= (dev_priv->status_page_dmah->busaddr >> 28) & 0xf0; |
432 | I915_WRITE(HWS_PGA, addr); | |
433 | } | |
434 | ||
0bc40be8 | 435 | static void intel_ring_setup_status_page(struct intel_engine_cs *engine) |
af75f269 | 436 | { |
c033666a | 437 | struct drm_i915_private *dev_priv = engine->i915; |
f0f59a00 | 438 | i915_reg_t mmio; |
af75f269 DL |
439 | |
440 | /* The ring status page addresses are no longer next to the rest of | |
441 | * the ring registers as of gen7. | |
442 | */ | |
c033666a | 443 | if (IS_GEN7(dev_priv)) { |
0bc40be8 | 444 | switch (engine->id) { |
af75f269 DL |
445 | case RCS: |
446 | mmio = RENDER_HWS_PGA_GEN7; | |
447 | break; | |
448 | case BCS: | |
449 | mmio = BLT_HWS_PGA_GEN7; | |
450 | break; | |
451 | /* | |
452 | * VCS2 actually doesn't exist on Gen7. Only shut up | |
453 | * gcc switch check warning | |
454 | */ | |
455 | case VCS2: | |
456 | case VCS: | |
457 | mmio = BSD_HWS_PGA_GEN7; | |
458 | break; | |
459 | case VECS: | |
460 | mmio = VEBOX_HWS_PGA_GEN7; | |
461 | break; | |
462 | } | |
c033666a | 463 | } else if (IS_GEN6(dev_priv)) { |
0bc40be8 | 464 | mmio = RING_HWS_PGA_GEN6(engine->mmio_base); |
af75f269 DL |
465 | } else { |
466 | /* XXX: gen8 returns to sanity */ | |
0bc40be8 | 467 | mmio = RING_HWS_PGA(engine->mmio_base); |
af75f269 DL |
468 | } |
469 | ||
57e88531 | 470 | I915_WRITE(mmio, engine->status_page.ggtt_offset); |
af75f269 DL |
471 | POSTING_READ(mmio); |
472 | ||
473 | /* | |
474 | * Flush the TLB for this page | |
475 | * | |
476 | * FIXME: These two bits have disappeared on gen8, so a question | |
477 | * arises: do we still need this and if so how should we go about | |
478 | * invalidating the TLB? | |
479 | */ | |
ac657f64 | 480 | if (IS_GEN(dev_priv, 6, 7)) { |
0bc40be8 | 481 | i915_reg_t reg = RING_INSTPM(engine->mmio_base); |
af75f269 DL |
482 | |
483 | /* ring should be idle before issuing a sync flush*/ | |
0bc40be8 | 484 | WARN_ON((I915_READ_MODE(engine) & MODE_IDLE) == 0); |
af75f269 DL |
485 | |
486 | I915_WRITE(reg, | |
487 | _MASKED_BIT_ENABLE(INSTPM_TLB_INVALIDATE | | |
488 | INSTPM_SYNC_FLUSH)); | |
25ab57f4 CW |
489 | if (intel_wait_for_register(dev_priv, |
490 | reg, INSTPM_SYNC_FLUSH, 0, | |
491 | 1000)) | |
af75f269 | 492 | DRM_ERROR("%s: wait for SyncFlush to complete for TLB invalidation timed out\n", |
0bc40be8 | 493 | engine->name); |
af75f269 DL |
494 | } |
495 | } | |
496 | ||
0bc40be8 | 497 | static bool stop_ring(struct intel_engine_cs *engine) |
8187a2b7 | 498 | { |
c033666a | 499 | struct drm_i915_private *dev_priv = engine->i915; |
8187a2b7 | 500 | |
c033666a | 501 | if (!IS_GEN2(dev_priv)) { |
0bc40be8 | 502 | I915_WRITE_MODE(engine, _MASKED_BIT_ENABLE(STOP_RING)); |
3d808eb1 CW |
503 | if (intel_wait_for_register(dev_priv, |
504 | RING_MI_MODE(engine->mmio_base), | |
505 | MODE_IDLE, | |
506 | MODE_IDLE, | |
507 | 1000)) { | |
0bc40be8 TU |
508 | DRM_ERROR("%s : timed out trying to stop ring\n", |
509 | engine->name); | |
9bec9b13 CW |
510 | /* Sometimes we observe that the idle flag is not |
511 | * set even though the ring is empty. So double | |
512 | * check before giving up. | |
513 | */ | |
0bc40be8 | 514 | if (I915_READ_HEAD(engine) != I915_READ_TAIL(engine)) |
9bec9b13 | 515 | return false; |
9991ae78 CW |
516 | } |
517 | } | |
b7884eb4 | 518 | |
0bc40be8 TU |
519 | I915_WRITE_CTL(engine, 0); |
520 | I915_WRITE_HEAD(engine, 0); | |
c5efa1ad | 521 | I915_WRITE_TAIL(engine, 0); |
8187a2b7 | 522 | |
c033666a | 523 | if (!IS_GEN2(dev_priv)) { |
0bc40be8 TU |
524 | (void)I915_READ_CTL(engine); |
525 | I915_WRITE_MODE(engine, _MASKED_BIT_DISABLE(STOP_RING)); | |
9991ae78 | 526 | } |
a51435a3 | 527 | |
0bc40be8 | 528 | return (I915_READ_HEAD(engine) & HEAD_ADDR) == 0; |
9991ae78 | 529 | } |
8187a2b7 | 530 | |
0bc40be8 | 531 | static int init_ring_common(struct intel_engine_cs *engine) |
9991ae78 | 532 | { |
c033666a | 533 | struct drm_i915_private *dev_priv = engine->i915; |
7e37f889 | 534 | struct intel_ring *ring = engine->buffer; |
9991ae78 CW |
535 | int ret = 0; |
536 | ||
59bad947 | 537 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
9991ae78 | 538 | |
0bc40be8 | 539 | if (!stop_ring(engine)) { |
9991ae78 | 540 | /* G45 ring initialization often fails to reset head to zero */ |
6fd0d56e CW |
541 | DRM_DEBUG_KMS("%s head not reset to zero " |
542 | "ctl %08x head %08x tail %08x start %08x\n", | |
0bc40be8 TU |
543 | engine->name, |
544 | I915_READ_CTL(engine), | |
545 | I915_READ_HEAD(engine), | |
546 | I915_READ_TAIL(engine), | |
547 | I915_READ_START(engine)); | |
8187a2b7 | 548 | |
0bc40be8 | 549 | if (!stop_ring(engine)) { |
6fd0d56e CW |
550 | DRM_ERROR("failed to set %s head to zero " |
551 | "ctl %08x head %08x tail %08x start %08x\n", | |
0bc40be8 TU |
552 | engine->name, |
553 | I915_READ_CTL(engine), | |
554 | I915_READ_HEAD(engine), | |
555 | I915_READ_TAIL(engine), | |
556 | I915_READ_START(engine)); | |
9991ae78 CW |
557 | ret = -EIO; |
558 | goto out; | |
6fd0d56e | 559 | } |
8187a2b7 ZN |
560 | } |
561 | ||
c033666a | 562 | if (I915_NEED_GFX_HWS(dev_priv)) |
0bc40be8 | 563 | intel_ring_setup_status_page(engine); |
9991ae78 | 564 | else |
0bc40be8 | 565 | ring_setup_phys_status_page(engine); |
9991ae78 | 566 | |
ece4a17d | 567 | /* Enforce ordering by reading HEAD register back */ |
0bc40be8 | 568 | I915_READ_HEAD(engine); |
ece4a17d | 569 | |
0d8957c8 DV |
570 | /* Initialize the ring. This must happen _after_ we've cleared the ring |
571 | * registers with the above sequence (the readback of the HEAD registers | |
572 | * also enforces ordering), otherwise the hw might lose the new ring | |
573 | * register values. */ | |
57e88531 | 574 | I915_WRITE_START(engine, ring->vma->node.start); |
95468892 CW |
575 | |
576 | /* WaClearRingBufHeadRegAtInit:ctg,elk */ | |
0bc40be8 | 577 | if (I915_READ_HEAD(engine)) |
95468892 | 578 | DRM_DEBUG("%s initialization failed [head=%08x], fudging\n", |
0bc40be8 TU |
579 | engine->name, I915_READ_HEAD(engine)); |
580 | I915_WRITE_HEAD(engine, 0); | |
581 | (void)I915_READ_HEAD(engine); | |
95468892 | 582 | |
0bc40be8 | 583 | I915_WRITE_CTL(engine, |
7e37f889 | 584 | ((ring->size - PAGE_SIZE) & RING_NR_PAGES) |
5d031e5b | 585 | | RING_VALID); |
8187a2b7 | 586 | |
8187a2b7 | 587 | /* If the head is still not zero, the ring is dead */ |
0bc40be8 | 588 | if (wait_for((I915_READ_CTL(engine) & RING_VALID) != 0 && |
57e88531 | 589 | I915_READ_START(engine) == ring->vma->node.start && |
0bc40be8 | 590 | (I915_READ_HEAD(engine) & HEAD_ADDR) == 0, 50)) { |
e74cfed5 | 591 | DRM_ERROR("%s initialization failed " |
57e88531 | 592 | "ctl %08x (valid? %d) head %08x tail %08x start %08x [expected %08llx]\n", |
0bc40be8 TU |
593 | engine->name, |
594 | I915_READ_CTL(engine), | |
595 | I915_READ_CTL(engine) & RING_VALID, | |
596 | I915_READ_HEAD(engine), I915_READ_TAIL(engine), | |
597 | I915_READ_START(engine), | |
57e88531 | 598 | ring->vma->node.start); |
b7884eb4 DV |
599 | ret = -EIO; |
600 | goto out; | |
8187a2b7 ZN |
601 | } |
602 | ||
7e37f889 CW |
603 | ring->last_retired_head = -1; |
604 | ring->head = I915_READ_HEAD(engine); | |
605 | ring->tail = I915_READ_TAIL(engine) & TAIL_ADDR; | |
606 | intel_ring_update_space(ring); | |
1ec14ad3 | 607 | |
fc0768ce | 608 | intel_engine_init_hangcheck(engine); |
50f018df | 609 | |
b7884eb4 | 610 | out: |
59bad947 | 611 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
b7884eb4 DV |
612 | |
613 | return ret; | |
8187a2b7 ZN |
614 | } |
615 | ||
e2be4faf | 616 | static int intel_ring_workarounds_emit(struct drm_i915_gem_request *req) |
86d7f238 | 617 | { |
7e37f889 | 618 | struct intel_ring *ring = req->ring; |
c033666a CW |
619 | struct i915_workarounds *w = &req->i915->workarounds; |
620 | int ret, i; | |
888b5995 | 621 | |
02235808 | 622 | if (w->count == 0) |
7225342a | 623 | return 0; |
888b5995 | 624 | |
7c9cf4e3 | 625 | ret = req->engine->emit_flush(req, EMIT_BARRIER); |
7225342a MK |
626 | if (ret) |
627 | return ret; | |
888b5995 | 628 | |
5fb9de1a | 629 | ret = intel_ring_begin(req, (w->count * 2 + 2)); |
7225342a MK |
630 | if (ret) |
631 | return ret; | |
632 | ||
b5321f30 | 633 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(w->count)); |
7225342a | 634 | for (i = 0; i < w->count; i++) { |
b5321f30 CW |
635 | intel_ring_emit_reg(ring, w->reg[i].addr); |
636 | intel_ring_emit(ring, w->reg[i].value); | |
7225342a | 637 | } |
b5321f30 | 638 | intel_ring_emit(ring, MI_NOOP); |
7225342a | 639 | |
b5321f30 | 640 | intel_ring_advance(ring); |
7225342a | 641 | |
7c9cf4e3 | 642 | ret = req->engine->emit_flush(req, EMIT_BARRIER); |
7225342a MK |
643 | if (ret) |
644 | return ret; | |
888b5995 | 645 | |
7225342a | 646 | DRM_DEBUG_DRIVER("Number of Workarounds emitted: %d\n", w->count); |
888b5995 | 647 | |
7225342a | 648 | return 0; |
86d7f238 AS |
649 | } |
650 | ||
8753181e | 651 | static int intel_rcs_ctx_init(struct drm_i915_gem_request *req) |
8f0e2b9d DV |
652 | { |
653 | int ret; | |
654 | ||
e2be4faf | 655 | ret = intel_ring_workarounds_emit(req); |
8f0e2b9d DV |
656 | if (ret != 0) |
657 | return ret; | |
658 | ||
be01363f | 659 | ret = i915_gem_render_state_init(req); |
8f0e2b9d | 660 | if (ret) |
e26e1b97 | 661 | return ret; |
8f0e2b9d | 662 | |
e26e1b97 | 663 | return 0; |
8f0e2b9d DV |
664 | } |
665 | ||
7225342a | 666 | static int wa_add(struct drm_i915_private *dev_priv, |
f0f59a00 VS |
667 | i915_reg_t addr, |
668 | const u32 mask, const u32 val) | |
7225342a MK |
669 | { |
670 | const u32 idx = dev_priv->workarounds.count; | |
671 | ||
672 | if (WARN_ON(idx >= I915_MAX_WA_REGS)) | |
673 | return -ENOSPC; | |
674 | ||
675 | dev_priv->workarounds.reg[idx].addr = addr; | |
676 | dev_priv->workarounds.reg[idx].value = val; | |
677 | dev_priv->workarounds.reg[idx].mask = mask; | |
678 | ||
679 | dev_priv->workarounds.count++; | |
680 | ||
681 | return 0; | |
86d7f238 AS |
682 | } |
683 | ||
ca5a0fbd | 684 | #define WA_REG(addr, mask, val) do { \ |
cf4b0de6 | 685 | const int r = wa_add(dev_priv, (addr), (mask), (val)); \ |
7225342a MK |
686 | if (r) \ |
687 | return r; \ | |
ca5a0fbd | 688 | } while (0) |
7225342a MK |
689 | |
690 | #define WA_SET_BIT_MASKED(addr, mask) \ | |
26459343 | 691 | WA_REG(addr, (mask), _MASKED_BIT_ENABLE(mask)) |
7225342a MK |
692 | |
693 | #define WA_CLR_BIT_MASKED(addr, mask) \ | |
26459343 | 694 | WA_REG(addr, (mask), _MASKED_BIT_DISABLE(mask)) |
7225342a | 695 | |
98533251 | 696 | #define WA_SET_FIELD_MASKED(addr, mask, value) \ |
cf4b0de6 | 697 | WA_REG(addr, mask, _MASKED_FIELD(mask, value)) |
7225342a | 698 | |
cf4b0de6 DL |
699 | #define WA_SET_BIT(addr, mask) WA_REG(addr, mask, I915_READ(addr) | (mask)) |
700 | #define WA_CLR_BIT(addr, mask) WA_REG(addr, mask, I915_READ(addr) & ~(mask)) | |
7225342a | 701 | |
cf4b0de6 | 702 | #define WA_WRITE(addr, val) WA_REG(addr, 0xffffffff, val) |
7225342a | 703 | |
0bc40be8 TU |
704 | static int wa_ring_whitelist_reg(struct intel_engine_cs *engine, |
705 | i915_reg_t reg) | |
33136b06 | 706 | { |
c033666a | 707 | struct drm_i915_private *dev_priv = engine->i915; |
33136b06 | 708 | struct i915_workarounds *wa = &dev_priv->workarounds; |
0bc40be8 | 709 | const uint32_t index = wa->hw_whitelist_count[engine->id]; |
33136b06 AS |
710 | |
711 | if (WARN_ON(index >= RING_MAX_NONPRIV_SLOTS)) | |
712 | return -EINVAL; | |
713 | ||
0bc40be8 | 714 | WA_WRITE(RING_FORCE_TO_NONPRIV(engine->mmio_base, index), |
33136b06 | 715 | i915_mmio_reg_offset(reg)); |
0bc40be8 | 716 | wa->hw_whitelist_count[engine->id]++; |
33136b06 AS |
717 | |
718 | return 0; | |
719 | } | |
720 | ||
0bc40be8 | 721 | static int gen8_init_workarounds(struct intel_engine_cs *engine) |
e9a64ada | 722 | { |
c033666a | 723 | struct drm_i915_private *dev_priv = engine->i915; |
68c6198b AS |
724 | |
725 | WA_SET_BIT_MASKED(INSTPM, INSTPM_FORCE_ORDERING); | |
e9a64ada | 726 | |
717d84d6 AS |
727 | /* WaDisableAsyncFlipPerfMode:bdw,chv */ |
728 | WA_SET_BIT_MASKED(MI_MODE, ASYNC_FLIP_PERF_DISABLE); | |
729 | ||
d0581194 AS |
730 | /* WaDisablePartialInstShootdown:bdw,chv */ |
731 | WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, | |
732 | PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE); | |
733 | ||
a340af58 AS |
734 | /* Use Force Non-Coherent whenever executing a 3D context. This is a |
735 | * workaround for for a possible hang in the unlikely event a TLB | |
736 | * invalidation occurs during a PSD flush. | |
737 | */ | |
738 | /* WaForceEnableNonCoherent:bdw,chv */ | |
120f5d28 | 739 | /* WaHdcDisableFetchWhenMasked:bdw,chv */ |
a340af58 | 740 | WA_SET_BIT_MASKED(HDC_CHICKEN0, |
120f5d28 | 741 | HDC_DONOT_FETCH_MEM_WHEN_MASKED | |
a340af58 AS |
742 | HDC_FORCE_NON_COHERENT); |
743 | ||
6def8fdd AS |
744 | /* From the Haswell PRM, Command Reference: Registers, CACHE_MODE_0: |
745 | * "The Hierarchical Z RAW Stall Optimization allows non-overlapping | |
746 | * polygons in the same 8x4 pixel/sample area to be processed without | |
747 | * stalling waiting for the earlier ones to write to Hierarchical Z | |
748 | * buffer." | |
749 | * | |
750 | * This optimization is off by default for BDW and CHV; turn it on. | |
751 | */ | |
752 | WA_CLR_BIT_MASKED(CACHE_MODE_0_GEN7, HIZ_RAW_STALL_OPT_DISABLE); | |
753 | ||
48404636 AS |
754 | /* Wa4x4STCOptimizationDisable:bdw,chv */ |
755 | WA_SET_BIT_MASKED(CACHE_MODE_1, GEN8_4x4_STC_OPTIMIZATION_DISABLE); | |
756 | ||
7eebcde6 AS |
757 | /* |
758 | * BSpec recommends 8x4 when MSAA is used, | |
759 | * however in practice 16x4 seems fastest. | |
760 | * | |
761 | * Note that PS/WM thread counts depend on the WIZ hashing | |
762 | * disable bit, which we don't touch here, but it's good | |
763 | * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM). | |
764 | */ | |
765 | WA_SET_FIELD_MASKED(GEN7_GT_MODE, | |
766 | GEN6_WIZ_HASHING_MASK, | |
767 | GEN6_WIZ_HASHING_16x4); | |
768 | ||
e9a64ada AS |
769 | return 0; |
770 | } | |
771 | ||
0bc40be8 | 772 | static int bdw_init_workarounds(struct intel_engine_cs *engine) |
86d7f238 | 773 | { |
c033666a | 774 | struct drm_i915_private *dev_priv = engine->i915; |
e9a64ada | 775 | int ret; |
86d7f238 | 776 | |
0bc40be8 | 777 | ret = gen8_init_workarounds(engine); |
e9a64ada AS |
778 | if (ret) |
779 | return ret; | |
780 | ||
101b376d | 781 | /* WaDisableThreadStallDopClockGating:bdw (pre-production) */ |
d0581194 | 782 | WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, STALL_DOP_GATING_DISABLE); |
86d7f238 | 783 | |
101b376d | 784 | /* WaDisableDopClockGating:bdw */ |
7225342a MK |
785 | WA_SET_BIT_MASKED(GEN7_ROW_CHICKEN2, |
786 | DOP_CLOCK_GATING_DISABLE); | |
86d7f238 | 787 | |
7225342a MK |
788 | WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3, |
789 | GEN8_SAMPLER_POWER_BYPASS_DIS); | |
86d7f238 | 790 | |
7225342a | 791 | WA_SET_BIT_MASKED(HDC_CHICKEN0, |
35cb6f3b DL |
792 | /* WaForceContextSaveRestoreNonCoherent:bdw */ |
793 | HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT | | |
35cb6f3b | 794 | /* WaDisableFenceDestinationToSLM:bdw (pre-prod) */ |
c033666a | 795 | (IS_BDW_GT3(dev_priv) ? HDC_FENCE_DEST_SLM_DISABLE : 0)); |
86d7f238 | 796 | |
86d7f238 AS |
797 | return 0; |
798 | } | |
799 | ||
0bc40be8 | 800 | static int chv_init_workarounds(struct intel_engine_cs *engine) |
00e1e623 | 801 | { |
c033666a | 802 | struct drm_i915_private *dev_priv = engine->i915; |
e9a64ada | 803 | int ret; |
00e1e623 | 804 | |
0bc40be8 | 805 | ret = gen8_init_workarounds(engine); |
e9a64ada AS |
806 | if (ret) |
807 | return ret; | |
808 | ||
00e1e623 | 809 | /* WaDisableThreadStallDopClockGating:chv */ |
d0581194 | 810 | WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, STALL_DOP_GATING_DISABLE); |
00e1e623 | 811 | |
d60de81d KG |
812 | /* Improve HiZ throughput on CHV. */ |
813 | WA_SET_BIT_MASKED(HIZ_CHICKEN, CHV_HZ_8X8_MODE_IN_1X); | |
814 | ||
7225342a MK |
815 | return 0; |
816 | } | |
817 | ||
0bc40be8 | 818 | static int gen9_init_workarounds(struct intel_engine_cs *engine) |
3b106531 | 819 | { |
c033666a | 820 | struct drm_i915_private *dev_priv = engine->i915; |
e0f3fa09 | 821 | int ret; |
ab0dfafe | 822 | |
a8ab5ed5 TG |
823 | /* WaConextSwitchWithConcurrentTLBInvalidate:skl,bxt,kbl */ |
824 | I915_WRITE(GEN9_CSFE_CHICKEN1_RCS, _MASKED_BIT_ENABLE(GEN9_PREEMPT_GPGPU_SYNC_SWITCH_DISABLE)); | |
825 | ||
e5f81d65 | 826 | /* WaEnableLbsSlaRetryTimerDecrement:skl,bxt,kbl */ |
9c4cbf82 MK |
827 | I915_WRITE(BDW_SCRATCH1, I915_READ(BDW_SCRATCH1) | |
828 | GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE); | |
829 | ||
e5f81d65 | 830 | /* WaDisableKillLogic:bxt,skl,kbl */ |
9c4cbf82 MK |
831 | I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | |
832 | ECOCHK_DIS_TLB); | |
833 | ||
e5f81d65 MK |
834 | /* WaClearFlowControlGpgpuContextSave:skl,bxt,kbl */ |
835 | /* WaDisablePartialInstShootdown:skl,bxt,kbl */ | |
ab0dfafe | 836 | WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, |
950b2aae | 837 | FLOW_CONTROL_ENABLE | |
ab0dfafe HN |
838 | PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE); |
839 | ||
e5f81d65 | 840 | /* Syncing dependencies between camera and graphics:skl,bxt,kbl */ |
8424171e NH |
841 | WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3, |
842 | GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC); | |
843 | ||
e87a005d | 844 | /* WaDisableDgMirrorFixInHalfSliceChicken5:skl,bxt */ |
c033666a CW |
845 | if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_B0) || |
846 | IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) | |
a86eb582 DL |
847 | WA_CLR_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN5, |
848 | GEN9_DG_MIRROR_FIX_ENABLE); | |
1de4582f | 849 | |
e87a005d | 850 | /* WaSetDisablePixMaskCammingAndRhwoInCommonSliceChicken:skl,bxt */ |
c033666a CW |
851 | if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_B0) || |
852 | IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) { | |
183c6dac DL |
853 | WA_SET_BIT_MASKED(GEN7_COMMON_SLICE_CHICKEN1, |
854 | GEN9_RHWO_OPTIMIZATION_DISABLE); | |
9b01435d AS |
855 | /* |
856 | * WA also requires GEN9_SLICE_COMMON_ECO_CHICKEN0[14:14] to be set | |
857 | * but we do that in per ctx batchbuffer as there is an issue | |
858 | * with this register not getting restored on ctx restore | |
859 | */ | |
183c6dac DL |
860 | } |
861 | ||
e5f81d65 MK |
862 | /* WaEnableYV12BugFixInHalfSliceChicken7:skl,bxt,kbl */ |
863 | /* WaEnableSamplerGPGPUPreemptionSupport:skl,bxt,kbl */ | |
bfd8ad4e TG |
864 | WA_SET_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN7, |
865 | GEN9_ENABLE_YV12_BUGFIX | | |
866 | GEN9_ENABLE_GPGPU_PREEMPTION); | |
cac23df4 | 867 | |
e5f81d65 MK |
868 | /* Wa4x4STCOptimizationDisable:skl,bxt,kbl */ |
869 | /* WaDisablePartialResolveInVc:skl,bxt,kbl */ | |
60294683 AS |
870 | WA_SET_BIT_MASKED(CACHE_MODE_1, (GEN8_4x4_STC_OPTIMIZATION_DISABLE | |
871 | GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE)); | |
9370cd98 | 872 | |
e5f81d65 | 873 | /* WaCcsTlbPrefetchDisable:skl,bxt,kbl */ |
e2db7071 DL |
874 | WA_CLR_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN5, |
875 | GEN9_CCS_TLB_PREFETCH_ENABLE); | |
876 | ||
5a2ae95e | 877 | /* WaDisableMaskBasedCammingInRCC:skl,bxt */ |
c033666a CW |
878 | if (IS_SKL_REVID(dev_priv, SKL_REVID_C0, SKL_REVID_C0) || |
879 | IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) | |
38a39a7b BW |
880 | WA_SET_BIT_MASKED(SLICE_ECO_CHICKEN0, |
881 | PIXEL_MASK_CAMMING_DISABLE); | |
882 | ||
5b0e3659 MK |
883 | /* WaForceContextSaveRestoreNonCoherent:skl,bxt,kbl */ |
884 | WA_SET_BIT_MASKED(HDC_CHICKEN0, | |
885 | HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT | | |
886 | HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE); | |
8ea6f892 | 887 | |
bbaefe72 MK |
888 | /* WaForceEnableNonCoherent and WaDisableHDCInvalidation are |
889 | * both tied to WaForceContextSaveRestoreNonCoherent | |
890 | * in some hsds for skl. We keep the tie for all gen9. The | |
891 | * documentation is a bit hazy and so we want to get common behaviour, | |
892 | * even though there is no clear evidence we would need both on kbl/bxt. | |
893 | * This area has been source of system hangs so we play it safe | |
894 | * and mimic the skl regardless of what bspec says. | |
895 | * | |
896 | * Use Force Non-Coherent whenever executing a 3D context. This | |
897 | * is a workaround for a possible hang in the unlikely event | |
898 | * a TLB invalidation occurs during a PSD flush. | |
899 | */ | |
900 | ||
901 | /* WaForceEnableNonCoherent:skl,bxt,kbl */ | |
902 | WA_SET_BIT_MASKED(HDC_CHICKEN0, | |
903 | HDC_FORCE_NON_COHERENT); | |
904 | ||
905 | /* WaDisableHDCInvalidation:skl,bxt,kbl */ | |
906 | I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) | | |
907 | BDW_DISABLE_HDC_INVALIDATION); | |
908 | ||
e5f81d65 MK |
909 | /* WaDisableSamplerPowerBypassForSOPingPong:skl,bxt,kbl */ |
910 | if (IS_SKYLAKE(dev_priv) || | |
911 | IS_KABYLAKE(dev_priv) || | |
912 | IS_BXT_REVID(dev_priv, 0, BXT_REVID_B0)) | |
8c761609 AS |
913 | WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3, |
914 | GEN8_SAMPLER_POWER_BYPASS_DIS); | |
8c761609 | 915 | |
e5f81d65 | 916 | /* WaDisableSTUnitPowerOptimization:skl,bxt,kbl */ |
6b6d5626 RB |
917 | WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN2, GEN8_ST_PO_DISABLE); |
918 | ||
e5f81d65 | 919 | /* WaOCLCoherentLineFlush:skl,bxt,kbl */ |
6ecf56ae AS |
920 | I915_WRITE(GEN8_L3SQCREG4, (I915_READ(GEN8_L3SQCREG4) | |
921 | GEN8_LQSC_FLUSH_COHERENT_LINES)); | |
922 | ||
6bb62855 | 923 | /* WaVFEStateAfterPipeControlwithMediaStateClear:skl,bxt */ |
924 | ret = wa_ring_whitelist_reg(engine, GEN9_CTX_PREEMPT_REG); | |
925 | if (ret) | |
926 | return ret; | |
927 | ||
e5f81d65 | 928 | /* WaEnablePreemptionGranularityControlByUMD:skl,bxt,kbl */ |
0bc40be8 | 929 | ret= wa_ring_whitelist_reg(engine, GEN8_CS_CHICKEN1); |
e0f3fa09 AS |
930 | if (ret) |
931 | return ret; | |
932 | ||
e5f81d65 | 933 | /* WaAllowUMDToModifyHDCChicken1:skl,bxt,kbl */ |
0bc40be8 | 934 | ret = wa_ring_whitelist_reg(engine, GEN8_HDC_CHICKEN1); |
3669ab61 AS |
935 | if (ret) |
936 | return ret; | |
937 | ||
3b106531 HN |
938 | return 0; |
939 | } | |
940 | ||
0bc40be8 | 941 | static int skl_tune_iz_hashing(struct intel_engine_cs *engine) |
b7668791 | 942 | { |
c033666a | 943 | struct drm_i915_private *dev_priv = engine->i915; |
b7668791 DL |
944 | u8 vals[3] = { 0, 0, 0 }; |
945 | unsigned int i; | |
946 | ||
947 | for (i = 0; i < 3; i++) { | |
948 | u8 ss; | |
949 | ||
950 | /* | |
951 | * Only consider slices where one, and only one, subslice has 7 | |
952 | * EUs | |
953 | */ | |
a4d8a0fe | 954 | if (!is_power_of_2(dev_priv->info.subslice_7eu[i])) |
b7668791 DL |
955 | continue; |
956 | ||
957 | /* | |
958 | * subslice_7eu[i] != 0 (because of the check above) and | |
959 | * ss_max == 4 (maximum number of subslices possible per slice) | |
960 | * | |
961 | * -> 0 <= ss <= 3; | |
962 | */ | |
963 | ss = ffs(dev_priv->info.subslice_7eu[i]) - 1; | |
964 | vals[i] = 3 - ss; | |
965 | } | |
966 | ||
967 | if (vals[0] == 0 && vals[1] == 0 && vals[2] == 0) | |
968 | return 0; | |
969 | ||
970 | /* Tune IZ hashing. See intel_device_info_runtime_init() */ | |
971 | WA_SET_FIELD_MASKED(GEN7_GT_MODE, | |
972 | GEN9_IZ_HASHING_MASK(2) | | |
973 | GEN9_IZ_HASHING_MASK(1) | | |
974 | GEN9_IZ_HASHING_MASK(0), | |
975 | GEN9_IZ_HASHING(2, vals[2]) | | |
976 | GEN9_IZ_HASHING(1, vals[1]) | | |
977 | GEN9_IZ_HASHING(0, vals[0])); | |
978 | ||
979 | return 0; | |
980 | } | |
981 | ||
0bc40be8 | 982 | static int skl_init_workarounds(struct intel_engine_cs *engine) |
8d205494 | 983 | { |
c033666a | 984 | struct drm_i915_private *dev_priv = engine->i915; |
aa0011a8 | 985 | int ret; |
d0bbbc4f | 986 | |
0bc40be8 | 987 | ret = gen9_init_workarounds(engine); |
aa0011a8 AS |
988 | if (ret) |
989 | return ret; | |
8d205494 | 990 | |
a78536e7 AS |
991 | /* |
992 | * Actual WA is to disable percontext preemption granularity control | |
993 | * until D0 which is the default case so this is equivalent to | |
994 | * !WaDisablePerCtxtPreemptionGranularityControl:skl | |
995 | */ | |
c033666a | 996 | if (IS_SKL_REVID(dev_priv, SKL_REVID_E0, REVID_FOREVER)) { |
a78536e7 AS |
997 | I915_WRITE(GEN7_FF_SLICE_CS_CHICKEN1, |
998 | _MASKED_BIT_ENABLE(GEN9_FFSC_PERCTX_PREEMPT_CTRL)); | |
999 | } | |
1000 | ||
71dce58c | 1001 | if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_E0)) { |
9c4cbf82 MK |
1002 | /* WaDisableChickenBitTSGBarrierAckForFFSliceCS:skl */ |
1003 | I915_WRITE(FF_SLICE_CS_CHICKEN2, | |
1004 | _MASKED_BIT_ENABLE(GEN9_TSG_BARRIER_ACK_DISABLE)); | |
1005 | } | |
1006 | ||
1007 | /* GEN8_L3SQCREG4 has a dependency with WA batch so any new changes | |
1008 | * involving this register should also be added to WA batch as required. | |
1009 | */ | |
c033666a | 1010 | if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_E0)) |
9c4cbf82 MK |
1011 | /* WaDisableLSQCROPERFforOCL:skl */ |
1012 | I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) | | |
1013 | GEN8_LQSC_RO_PERF_DIS); | |
1014 | ||
1015 | /* WaEnableGapsTsvCreditFix:skl */ | |
c033666a | 1016 | if (IS_SKL_REVID(dev_priv, SKL_REVID_C0, REVID_FOREVER)) { |
9c4cbf82 MK |
1017 | I915_WRITE(GEN8_GARBCNTL, (I915_READ(GEN8_GARBCNTL) | |
1018 | GEN9_GAPS_TSV_CREDIT_DISABLE)); | |
1019 | } | |
1020 | ||
d0bbbc4f | 1021 | /* WaDisablePowerCompilerClockGating:skl */ |
c033666a | 1022 | if (IS_SKL_REVID(dev_priv, SKL_REVID_B0, SKL_REVID_B0)) |
d0bbbc4f DL |
1023 | WA_SET_BIT_MASKED(HIZ_CHICKEN, |
1024 | BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE); | |
1025 | ||
e87a005d | 1026 | /* WaBarrierPerformanceFixDisable:skl */ |
c033666a | 1027 | if (IS_SKL_REVID(dev_priv, SKL_REVID_C0, SKL_REVID_D0)) |
5b6fd12a VS |
1028 | WA_SET_BIT_MASKED(HDC_CHICKEN0, |
1029 | HDC_FENCE_DEST_SLM_DISABLE | | |
1030 | HDC_BARRIER_PERFORMANCE_DISABLE); | |
1031 | ||
9bd9dfb4 | 1032 | /* WaDisableSbeCacheDispatchPortSharing:skl */ |
c033666a | 1033 | if (IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0)) |
9bd9dfb4 MK |
1034 | WA_SET_BIT_MASKED( |
1035 | GEN7_HALF_SLICE_CHICKEN1, | |
1036 | GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE); | |
9bd9dfb4 | 1037 | |
eee8efb0 MK |
1038 | /* WaDisableGafsUnitClkGating:skl */ |
1039 | WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE); | |
1040 | ||
4ba9c1f7 MK |
1041 | /* WaInPlaceDecompressionHang:skl */ |
1042 | if (IS_SKL_REVID(dev_priv, SKL_REVID_H0, REVID_FOREVER)) | |
1043 | WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA, | |
1044 | GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS); | |
1045 | ||
6107497e | 1046 | /* WaDisableLSQCROPERFforOCL:skl */ |
0bc40be8 | 1047 | ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4); |
6107497e AS |
1048 | if (ret) |
1049 | return ret; | |
1050 | ||
0bc40be8 | 1051 | return skl_tune_iz_hashing(engine); |
7225342a MK |
1052 | } |
1053 | ||
0bc40be8 | 1054 | static int bxt_init_workarounds(struct intel_engine_cs *engine) |
cae0437f | 1055 | { |
c033666a | 1056 | struct drm_i915_private *dev_priv = engine->i915; |
aa0011a8 | 1057 | int ret; |
dfb601e6 | 1058 | |
0bc40be8 | 1059 | ret = gen9_init_workarounds(engine); |
aa0011a8 AS |
1060 | if (ret) |
1061 | return ret; | |
cae0437f | 1062 | |
9c4cbf82 MK |
1063 | /* WaStoreMultiplePTEenable:bxt */ |
1064 | /* This is a requirement according to Hardware specification */ | |
c033666a | 1065 | if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) |
9c4cbf82 MK |
1066 | I915_WRITE(TILECTL, I915_READ(TILECTL) | TILECTL_TLBPF); |
1067 | ||
1068 | /* WaSetClckGatingDisableMedia:bxt */ | |
c033666a | 1069 | if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) { |
9c4cbf82 MK |
1070 | I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) & |
1071 | ~GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE)); | |
1072 | } | |
1073 | ||
dfb601e6 NH |
1074 | /* WaDisableThreadStallDopClockGating:bxt */ |
1075 | WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, | |
1076 | STALL_DOP_GATING_DISABLE); | |
1077 | ||
780f0aeb | 1078 | /* WaDisablePooledEuLoadBalancingFix:bxt */ |
1079 | if (IS_BXT_REVID(dev_priv, BXT_REVID_B0, REVID_FOREVER)) { | |
1080 | WA_SET_BIT_MASKED(FF_SLICE_CS_CHICKEN2, | |
1081 | GEN9_POOLED_EU_LOAD_BALANCING_FIX_DISABLE); | |
1082 | } | |
1083 | ||
983b4b9d | 1084 | /* WaDisableSbeCacheDispatchPortSharing:bxt */ |
c033666a | 1085 | if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_B0)) { |
983b4b9d NH |
1086 | WA_SET_BIT_MASKED( |
1087 | GEN7_HALF_SLICE_CHICKEN1, | |
1088 | GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE); | |
1089 | } | |
1090 | ||
2c8580e4 AS |
1091 | /* WaDisableObjectLevelPreemptionForTrifanOrPolygon:bxt */ |
1092 | /* WaDisableObjectLevelPreemptionForInstancedDraw:bxt */ | |
1093 | /* WaDisableObjectLevelPreemtionForInstanceId:bxt */ | |
a786d53a | 1094 | /* WaDisableLSQCROPERFforOCL:bxt */ |
c033666a | 1095 | if (IS_BXT_REVID(dev_priv, 0, BXT_REVID_A1)) { |
0bc40be8 | 1096 | ret = wa_ring_whitelist_reg(engine, GEN9_CS_DEBUG_MODE1); |
2c8580e4 AS |
1097 | if (ret) |
1098 | return ret; | |
a786d53a | 1099 | |
0bc40be8 | 1100 | ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4); |
a786d53a AS |
1101 | if (ret) |
1102 | return ret; | |
2c8580e4 AS |
1103 | } |
1104 | ||
050fc465 | 1105 | /* WaProgramL3SqcReg1DefaultForPerf:bxt */ |
c033666a | 1106 | if (IS_BXT_REVID(dev_priv, BXT_REVID_B0, REVID_FOREVER)) |
36579cb6 ID |
1107 | I915_WRITE(GEN8_L3SQCREG1, L3_GENERAL_PRIO_CREDITS(62) | |
1108 | L3_HIGH_PRIO_CREDITS(2)); | |
050fc465 | 1109 | |
575e3ccb MA |
1110 | /* WaToEnableHwFixForPushConstHWBug:bxt */ |
1111 | if (IS_BXT_REVID(dev_priv, BXT_REVID_C0, REVID_FOREVER)) | |
ad2bdb44 MK |
1112 | WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2, |
1113 | GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION); | |
1114 | ||
4ba9c1f7 MK |
1115 | /* WaInPlaceDecompressionHang:bxt */ |
1116 | if (IS_BXT_REVID(dev_priv, BXT_REVID_C0, REVID_FOREVER)) | |
1117 | WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA, | |
1118 | GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS); | |
1119 | ||
cae0437f NH |
1120 | return 0; |
1121 | } | |
1122 | ||
e5f81d65 MK |
1123 | static int kbl_init_workarounds(struct intel_engine_cs *engine) |
1124 | { | |
e587f6cb | 1125 | struct drm_i915_private *dev_priv = engine->i915; |
e5f81d65 MK |
1126 | int ret; |
1127 | ||
1128 | ret = gen9_init_workarounds(engine); | |
1129 | if (ret) | |
1130 | return ret; | |
1131 | ||
e587f6cb MK |
1132 | /* WaEnableGapsTsvCreditFix:kbl */ |
1133 | I915_WRITE(GEN8_GARBCNTL, (I915_READ(GEN8_GARBCNTL) | | |
1134 | GEN9_GAPS_TSV_CREDIT_DISABLE)); | |
1135 | ||
c0b730d5 MK |
1136 | /* WaDisableDynamicCreditSharing:kbl */ |
1137 | if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0)) | |
1138 | WA_SET_BIT(GAMT_CHKN_BIT_REG, | |
1139 | GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING); | |
1140 | ||
8401d42f MK |
1141 | /* WaDisableFenceDestinationToSLM:kbl (pre-prod) */ |
1142 | if (IS_KBL_REVID(dev_priv, KBL_REVID_A0, KBL_REVID_A0)) | |
1143 | WA_SET_BIT_MASKED(HDC_CHICKEN0, | |
1144 | HDC_FENCE_DEST_SLM_DISABLE); | |
1145 | ||
fe905819 MK |
1146 | /* GEN8_L3SQCREG4 has a dependency with WA batch so any new changes |
1147 | * involving this register should also be added to WA batch as required. | |
1148 | */ | |
1149 | if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_E0)) | |
1150 | /* WaDisableLSQCROPERFforOCL:kbl */ | |
1151 | I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) | | |
1152 | GEN8_LQSC_RO_PERF_DIS); | |
1153 | ||
575e3ccb MA |
1154 | /* WaToEnableHwFixForPushConstHWBug:kbl */ |
1155 | if (IS_KBL_REVID(dev_priv, KBL_REVID_C0, REVID_FOREVER)) | |
ad2bdb44 MK |
1156 | WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2, |
1157 | GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION); | |
1158 | ||
4de5d7cc MK |
1159 | /* WaDisableGafsUnitClkGating:kbl */ |
1160 | WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE); | |
1161 | ||
954337aa MK |
1162 | /* WaDisableSbeCacheDispatchPortSharing:kbl */ |
1163 | WA_SET_BIT_MASKED( | |
1164 | GEN7_HALF_SLICE_CHICKEN1, | |
1165 | GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE); | |
1166 | ||
4ba9c1f7 MK |
1167 | /* WaInPlaceDecompressionHang:kbl */ |
1168 | WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA, | |
1169 | GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS); | |
1170 | ||
fe905819 MK |
1171 | /* WaDisableLSQCROPERFforOCL:kbl */ |
1172 | ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4); | |
1173 | if (ret) | |
1174 | return ret; | |
1175 | ||
e5f81d65 MK |
1176 | return 0; |
1177 | } | |
1178 | ||
0bc40be8 | 1179 | int init_workarounds_ring(struct intel_engine_cs *engine) |
7225342a | 1180 | { |
c033666a | 1181 | struct drm_i915_private *dev_priv = engine->i915; |
7225342a | 1182 | |
0bc40be8 | 1183 | WARN_ON(engine->id != RCS); |
7225342a MK |
1184 | |
1185 | dev_priv->workarounds.count = 0; | |
33136b06 | 1186 | dev_priv->workarounds.hw_whitelist_count[RCS] = 0; |
7225342a | 1187 | |
c033666a | 1188 | if (IS_BROADWELL(dev_priv)) |
0bc40be8 | 1189 | return bdw_init_workarounds(engine); |
7225342a | 1190 | |
c033666a | 1191 | if (IS_CHERRYVIEW(dev_priv)) |
0bc40be8 | 1192 | return chv_init_workarounds(engine); |
00e1e623 | 1193 | |
c033666a | 1194 | if (IS_SKYLAKE(dev_priv)) |
0bc40be8 | 1195 | return skl_init_workarounds(engine); |
cae0437f | 1196 | |
c033666a | 1197 | if (IS_BROXTON(dev_priv)) |
0bc40be8 | 1198 | return bxt_init_workarounds(engine); |
3b106531 | 1199 | |
e5f81d65 MK |
1200 | if (IS_KABYLAKE(dev_priv)) |
1201 | return kbl_init_workarounds(engine); | |
1202 | ||
00e1e623 VS |
1203 | return 0; |
1204 | } | |
1205 | ||
0bc40be8 | 1206 | static int init_render_ring(struct intel_engine_cs *engine) |
8187a2b7 | 1207 | { |
c033666a | 1208 | struct drm_i915_private *dev_priv = engine->i915; |
0bc40be8 | 1209 | int ret = init_ring_common(engine); |
9c33baa6 KZ |
1210 | if (ret) |
1211 | return ret; | |
a69ffdbf | 1212 | |
61a563a2 | 1213 | /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */ |
ac657f64 | 1214 | if (IS_GEN(dev_priv, 4, 6)) |
6b26c86d | 1215 | I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH)); |
1c8c38c5 CW |
1216 | |
1217 | /* We need to disable the AsyncFlip performance optimisations in order | |
1218 | * to use MI_WAIT_FOR_EVENT within the CS. It should already be | |
1219 | * programmed to '1' on all products. | |
8693a824 | 1220 | * |
2441f877 | 1221 | * WaDisableAsyncFlipPerfMode:snb,ivb,hsw,vlv |
1c8c38c5 | 1222 | */ |
ac657f64 | 1223 | if (IS_GEN(dev_priv, 6, 7)) |
1c8c38c5 CW |
1224 | I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(ASYNC_FLIP_PERF_DISABLE)); |
1225 | ||
f05bb0c7 | 1226 | /* Required for the hardware to program scanline values for waiting */ |
01fa0302 | 1227 | /* WaEnableFlushTlbInvalidationMode:snb */ |
c033666a | 1228 | if (IS_GEN6(dev_priv)) |
f05bb0c7 | 1229 | I915_WRITE(GFX_MODE, |
aa83e30d | 1230 | _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_EXPLICIT)); |
f05bb0c7 | 1231 | |
01fa0302 | 1232 | /* WaBCSVCSTlbInvalidationMode:ivb,vlv,hsw */ |
c033666a | 1233 | if (IS_GEN7(dev_priv)) |
1c8c38c5 | 1234 | I915_WRITE(GFX_MODE_GEN7, |
01fa0302 | 1235 | _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_EXPLICIT) | |
1c8c38c5 | 1236 | _MASKED_BIT_ENABLE(GFX_REPLAY_MODE)); |
78501eac | 1237 | |
c033666a | 1238 | if (IS_GEN6(dev_priv)) { |
3a69ddd6 KG |
1239 | /* From the Sandybridge PRM, volume 1 part 3, page 24: |
1240 | * "If this bit is set, STCunit will have LRA as replacement | |
1241 | * policy. [...] This bit must be reset. LRA replacement | |
1242 | * policy is not supported." | |
1243 | */ | |
1244 | I915_WRITE(CACHE_MODE_0, | |
5e13a0c5 | 1245 | _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB)); |
84f9f938 BW |
1246 | } |
1247 | ||
ac657f64 | 1248 | if (IS_GEN(dev_priv, 6, 7)) |
6b26c86d | 1249 | I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING)); |
84f9f938 | 1250 | |
035ea405 VS |
1251 | if (INTEL_INFO(dev_priv)->gen >= 6) |
1252 | I915_WRITE_IMR(engine, ~engine->irq_keep_mask); | |
15b9f80e | 1253 | |
0bc40be8 | 1254 | return init_workarounds_ring(engine); |
8187a2b7 ZN |
1255 | } |
1256 | ||
0bc40be8 | 1257 | static void render_ring_cleanup(struct intel_engine_cs *engine) |
c6df541c | 1258 | { |
c033666a | 1259 | struct drm_i915_private *dev_priv = engine->i915; |
3e78998a BW |
1260 | |
1261 | if (dev_priv->semaphore_obj) { | |
1262 | i915_gem_object_ggtt_unpin(dev_priv->semaphore_obj); | |
f8c417cd | 1263 | i915_gem_object_put(dev_priv->semaphore_obj); |
3e78998a BW |
1264 | dev_priv->semaphore_obj = NULL; |
1265 | } | |
c6df541c CW |
1266 | } |
1267 | ||
ad7bdb2b | 1268 | static int gen8_rcs_signal(struct drm_i915_gem_request *req) |
3e78998a | 1269 | { |
ad7bdb2b CW |
1270 | struct intel_ring *ring = req->ring; |
1271 | struct drm_i915_private *dev_priv = req->i915; | |
3e78998a | 1272 | struct intel_engine_cs *waiter; |
c3232b18 DG |
1273 | enum intel_engine_id id; |
1274 | int ret, num_rings; | |
3e78998a | 1275 | |
c1bb1145 | 1276 | num_rings = INTEL_INFO(dev_priv)->num_rings; |
ad7bdb2b | 1277 | ret = intel_ring_begin(req, (num_rings-1) * 8); |
3e78998a BW |
1278 | if (ret) |
1279 | return ret; | |
1280 | ||
c3232b18 | 1281 | for_each_engine_id(waiter, dev_priv, id) { |
ad7bdb2b | 1282 | u64 gtt_offset = req->engine->semaphore.signal_ggtt[id]; |
3e78998a BW |
1283 | if (gtt_offset == MI_SEMAPHORE_SYNC_INVALID) |
1284 | continue; | |
1285 | ||
ad7bdb2b CW |
1286 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(6)); |
1287 | intel_ring_emit(ring, | |
b5321f30 CW |
1288 | PIPE_CONTROL_GLOBAL_GTT_IVB | |
1289 | PIPE_CONTROL_QW_WRITE | | |
1290 | PIPE_CONTROL_CS_STALL); | |
ad7bdb2b CW |
1291 | intel_ring_emit(ring, lower_32_bits(gtt_offset)); |
1292 | intel_ring_emit(ring, upper_32_bits(gtt_offset)); | |
1293 | intel_ring_emit(ring, req->fence.seqno); | |
1294 | intel_ring_emit(ring, 0); | |
1295 | intel_ring_emit(ring, | |
b5321f30 CW |
1296 | MI_SEMAPHORE_SIGNAL | |
1297 | MI_SEMAPHORE_TARGET(waiter->hw_id)); | |
ad7bdb2b | 1298 | intel_ring_emit(ring, 0); |
3e78998a | 1299 | } |
ad7bdb2b | 1300 | intel_ring_advance(ring); |
3e78998a BW |
1301 | |
1302 | return 0; | |
1303 | } | |
1304 | ||
ad7bdb2b | 1305 | static int gen8_xcs_signal(struct drm_i915_gem_request *req) |
3e78998a | 1306 | { |
ad7bdb2b CW |
1307 | struct intel_ring *ring = req->ring; |
1308 | struct drm_i915_private *dev_priv = req->i915; | |
3e78998a | 1309 | struct intel_engine_cs *waiter; |
c3232b18 DG |
1310 | enum intel_engine_id id; |
1311 | int ret, num_rings; | |
3e78998a | 1312 | |
c1bb1145 | 1313 | num_rings = INTEL_INFO(dev_priv)->num_rings; |
ad7bdb2b | 1314 | ret = intel_ring_begin(req, (num_rings-1) * 6); |
3e78998a BW |
1315 | if (ret) |
1316 | return ret; | |
1317 | ||
c3232b18 | 1318 | for_each_engine_id(waiter, dev_priv, id) { |
ad7bdb2b | 1319 | u64 gtt_offset = req->engine->semaphore.signal_ggtt[id]; |
3e78998a BW |
1320 | if (gtt_offset == MI_SEMAPHORE_SYNC_INVALID) |
1321 | continue; | |
1322 | ||
ad7bdb2b | 1323 | intel_ring_emit(ring, |
b5321f30 | 1324 | (MI_FLUSH_DW + 1) | MI_FLUSH_DW_OP_STOREDW); |
ad7bdb2b | 1325 | intel_ring_emit(ring, |
b5321f30 CW |
1326 | lower_32_bits(gtt_offset) | |
1327 | MI_FLUSH_DW_USE_GTT); | |
ad7bdb2b CW |
1328 | intel_ring_emit(ring, upper_32_bits(gtt_offset)); |
1329 | intel_ring_emit(ring, req->fence.seqno); | |
1330 | intel_ring_emit(ring, | |
b5321f30 CW |
1331 | MI_SEMAPHORE_SIGNAL | |
1332 | MI_SEMAPHORE_TARGET(waiter->hw_id)); | |
ad7bdb2b | 1333 | intel_ring_emit(ring, 0); |
3e78998a | 1334 | } |
ad7bdb2b | 1335 | intel_ring_advance(ring); |
3e78998a BW |
1336 | |
1337 | return 0; | |
1338 | } | |
1339 | ||
ad7bdb2b | 1340 | static int gen6_signal(struct drm_i915_gem_request *req) |
1ec14ad3 | 1341 | { |
ad7bdb2b CW |
1342 | struct intel_ring *ring = req->ring; |
1343 | struct drm_i915_private *dev_priv = req->i915; | |
a4872ba6 | 1344 | struct intel_engine_cs *useless; |
c3232b18 DG |
1345 | enum intel_engine_id id; |
1346 | int ret, num_rings; | |
78325f2d | 1347 | |
c1bb1145 | 1348 | num_rings = INTEL_INFO(dev_priv)->num_rings; |
ad7bdb2b | 1349 | ret = intel_ring_begin(req, round_up((num_rings-1) * 3, 2)); |
024a43e1 BW |
1350 | if (ret) |
1351 | return ret; | |
024a43e1 | 1352 | |
c3232b18 | 1353 | for_each_engine_id(useless, dev_priv, id) { |
ad7bdb2b | 1354 | i915_reg_t mbox_reg = req->engine->semaphore.mbox.signal[id]; |
f0f59a00 VS |
1355 | |
1356 | if (i915_mmio_reg_valid(mbox_reg)) { | |
ad7bdb2b CW |
1357 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); |
1358 | intel_ring_emit_reg(ring, mbox_reg); | |
1359 | intel_ring_emit(ring, req->fence.seqno); | |
78325f2d BW |
1360 | } |
1361 | } | |
024a43e1 | 1362 | |
a1444b79 BW |
1363 | /* If num_dwords was rounded, make sure the tail pointer is correct */ |
1364 | if (num_rings % 2 == 0) | |
ad7bdb2b CW |
1365 | intel_ring_emit(ring, MI_NOOP); |
1366 | intel_ring_advance(ring); | |
a1444b79 | 1367 | |
024a43e1 | 1368 | return 0; |
1ec14ad3 CW |
1369 | } |
1370 | ||
b0411e7d CW |
1371 | static void i9xx_submit_request(struct drm_i915_gem_request *request) |
1372 | { | |
1373 | struct drm_i915_private *dev_priv = request->i915; | |
1374 | ||
1375 | I915_WRITE_TAIL(request->engine, | |
1376 | intel_ring_offset(request->ring, request->tail)); | |
1377 | } | |
1378 | ||
1379 | static int i9xx_emit_request(struct drm_i915_gem_request *req) | |
1ec14ad3 | 1380 | { |
7e37f889 | 1381 | struct intel_ring *ring = req->ring; |
024a43e1 | 1382 | int ret; |
52ed2325 | 1383 | |
9242f974 | 1384 | ret = intel_ring_begin(req, 4); |
1ec14ad3 CW |
1385 | if (ret) |
1386 | return ret; | |
1387 | ||
b5321f30 CW |
1388 | intel_ring_emit(ring, MI_STORE_DWORD_INDEX); |
1389 | intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
1390 | intel_ring_emit(ring, req->fence.seqno); | |
1391 | intel_ring_emit(ring, MI_USER_INTERRUPT); | |
c5efa1ad CW |
1392 | intel_ring_advance(ring); |
1393 | ||
1394 | req->tail = ring->tail; | |
1ec14ad3 | 1395 | |
1ec14ad3 CW |
1396 | return 0; |
1397 | } | |
1398 | ||
b0411e7d | 1399 | /** |
618e4ca7 | 1400 | * gen6_sema_emit_request - Update the semaphore mailbox registers |
b0411e7d CW |
1401 | * |
1402 | * @request - request to write to the ring | |
1403 | * | |
1404 | * Update the mailbox registers in the *other* rings with the current seqno. | |
1405 | * This acts like a signal in the canonical semaphore. | |
1406 | */ | |
618e4ca7 | 1407 | static int gen6_sema_emit_request(struct drm_i915_gem_request *req) |
b0411e7d | 1408 | { |
618e4ca7 | 1409 | int ret; |
b0411e7d | 1410 | |
618e4ca7 CW |
1411 | ret = req->engine->semaphore.signal(req); |
1412 | if (ret) | |
1413 | return ret; | |
b0411e7d CW |
1414 | |
1415 | return i9xx_emit_request(req); | |
1416 | } | |
1417 | ||
ddd66c51 | 1418 | static int gen8_render_emit_request(struct drm_i915_gem_request *req) |
a58c01aa CW |
1419 | { |
1420 | struct intel_engine_cs *engine = req->engine; | |
7e37f889 | 1421 | struct intel_ring *ring = req->ring; |
a58c01aa CW |
1422 | int ret; |
1423 | ||
9242f974 CW |
1424 | if (engine->semaphore.signal) { |
1425 | ret = engine->semaphore.signal(req); | |
1426 | if (ret) | |
1427 | return ret; | |
1428 | } | |
1429 | ||
1430 | ret = intel_ring_begin(req, 8); | |
a58c01aa CW |
1431 | if (ret) |
1432 | return ret; | |
1433 | ||
b5321f30 CW |
1434 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(6)); |
1435 | intel_ring_emit(ring, (PIPE_CONTROL_GLOBAL_GTT_IVB | | |
1436 | PIPE_CONTROL_CS_STALL | | |
1437 | PIPE_CONTROL_QW_WRITE)); | |
1438 | intel_ring_emit(ring, intel_hws_seqno_address(engine)); | |
1439 | intel_ring_emit(ring, 0); | |
1440 | intel_ring_emit(ring, i915_gem_request_get_seqno(req)); | |
a58c01aa | 1441 | /* We're thrashing one dword of HWS. */ |
b5321f30 CW |
1442 | intel_ring_emit(ring, 0); |
1443 | intel_ring_emit(ring, MI_USER_INTERRUPT); | |
1444 | intel_ring_emit(ring, MI_NOOP); | |
ddd66c51 | 1445 | intel_ring_advance(ring); |
c5efa1ad CW |
1446 | |
1447 | req->tail = ring->tail; | |
a58c01aa CW |
1448 | |
1449 | return 0; | |
1450 | } | |
1451 | ||
c8c99b0f BW |
1452 | /** |
1453 | * intel_ring_sync - sync the waiter to the signaller on seqno | |
1454 | * | |
1455 | * @waiter - ring that is waiting | |
1456 | * @signaller - ring which has, or will signal | |
1457 | * @seqno - seqno which the waiter will block on | |
1458 | */ | |
5ee426ca BW |
1459 | |
1460 | static int | |
ad7bdb2b CW |
1461 | gen8_ring_sync_to(struct drm_i915_gem_request *req, |
1462 | struct drm_i915_gem_request *signal) | |
5ee426ca | 1463 | { |
ad7bdb2b CW |
1464 | struct intel_ring *ring = req->ring; |
1465 | struct drm_i915_private *dev_priv = req->i915; | |
1466 | u64 offset = GEN8_WAIT_OFFSET(req->engine, signal->engine->id); | |
6ef48d7f | 1467 | struct i915_hw_ppgtt *ppgtt; |
5ee426ca BW |
1468 | int ret; |
1469 | ||
ad7bdb2b | 1470 | ret = intel_ring_begin(req, 4); |
5ee426ca BW |
1471 | if (ret) |
1472 | return ret; | |
1473 | ||
ad7bdb2b CW |
1474 | intel_ring_emit(ring, |
1475 | MI_SEMAPHORE_WAIT | | |
1476 | MI_SEMAPHORE_GLOBAL_GTT | | |
1477 | MI_SEMAPHORE_SAD_GTE_SDD); | |
1478 | intel_ring_emit(ring, signal->fence.seqno); | |
1479 | intel_ring_emit(ring, lower_32_bits(offset)); | |
1480 | intel_ring_emit(ring, upper_32_bits(offset)); | |
1481 | intel_ring_advance(ring); | |
6ef48d7f CW |
1482 | |
1483 | /* When the !RCS engines idle waiting upon a semaphore, they lose their | |
1484 | * pagetables and we must reload them before executing the batch. | |
1485 | * We do this on the i915_switch_context() following the wait and | |
1486 | * before the dispatch. | |
1487 | */ | |
ad7bdb2b CW |
1488 | ppgtt = req->ctx->ppgtt; |
1489 | if (ppgtt && req->engine->id != RCS) | |
1490 | ppgtt->pd_dirty_rings |= intel_engine_flag(req->engine); | |
5ee426ca BW |
1491 | return 0; |
1492 | } | |
1493 | ||
c8c99b0f | 1494 | static int |
ad7bdb2b CW |
1495 | gen6_ring_sync_to(struct drm_i915_gem_request *req, |
1496 | struct drm_i915_gem_request *signal) | |
1ec14ad3 | 1497 | { |
ad7bdb2b | 1498 | struct intel_ring *ring = req->ring; |
c8c99b0f BW |
1499 | u32 dw1 = MI_SEMAPHORE_MBOX | |
1500 | MI_SEMAPHORE_COMPARE | | |
1501 | MI_SEMAPHORE_REGISTER; | |
ad7bdb2b | 1502 | u32 wait_mbox = signal->engine->semaphore.mbox.wait[req->engine->id]; |
ebc348b2 | 1503 | int ret; |
1ec14ad3 | 1504 | |
ebc348b2 | 1505 | WARN_ON(wait_mbox == MI_SEMAPHORE_SYNC_INVALID); |
686cb5f9 | 1506 | |
ad7bdb2b | 1507 | ret = intel_ring_begin(req, 4); |
1ec14ad3 CW |
1508 | if (ret) |
1509 | return ret; | |
1510 | ||
ad7bdb2b | 1511 | intel_ring_emit(ring, dw1 | wait_mbox); |
ddf07be7 CW |
1512 | /* Throughout all of the GEM code, seqno passed implies our current |
1513 | * seqno is >= the last seqno executed. However for hardware the | |
1514 | * comparison is strictly greater than. | |
1515 | */ | |
ad7bdb2b CW |
1516 | intel_ring_emit(ring, signal->fence.seqno - 1); |
1517 | intel_ring_emit(ring, 0); | |
1518 | intel_ring_emit(ring, MI_NOOP); | |
1519 | intel_ring_advance(ring); | |
1ec14ad3 CW |
1520 | |
1521 | return 0; | |
1522 | } | |
1523 | ||
f8973c21 | 1524 | static void |
38a0f2db | 1525 | gen5_seqno_barrier(struct intel_engine_cs *engine) |
c6df541c | 1526 | { |
f8973c21 CW |
1527 | /* MI_STORE are internally buffered by the GPU and not flushed |
1528 | * either by MI_FLUSH or SyncFlush or any other combination of | |
1529 | * MI commands. | |
c6df541c | 1530 | * |
f8973c21 CW |
1531 | * "Only the submission of the store operation is guaranteed. |
1532 | * The write result will be complete (coherent) some time later | |
1533 | * (this is practically a finite period but there is no guaranteed | |
1534 | * latency)." | |
1535 | * | |
1536 | * Empirically, we observe that we need a delay of at least 75us to | |
1537 | * be sure that the seqno write is visible by the CPU. | |
c6df541c | 1538 | */ |
f8973c21 | 1539 | usleep_range(125, 250); |
c6df541c CW |
1540 | } |
1541 | ||
c04e0f3b CW |
1542 | static void |
1543 | gen6_seqno_barrier(struct intel_engine_cs *engine) | |
4cd53c0c | 1544 | { |
c033666a | 1545 | struct drm_i915_private *dev_priv = engine->i915; |
bcbdb6d0 | 1546 | |
4cd53c0c DV |
1547 | /* Workaround to force correct ordering between irq and seqno writes on |
1548 | * ivb (and maybe also on snb) by reading from a CS register (like | |
9b9ed309 CW |
1549 | * ACTHD) before reading the status page. |
1550 | * | |
1551 | * Note that this effectively stalls the read by the time it takes to | |
1552 | * do a memory transaction, which more or less ensures that the write | |
1553 | * from the GPU has sufficient time to invalidate the CPU cacheline. | |
1554 | * Alternatively we could delay the interrupt from the CS ring to give | |
1555 | * the write time to land, but that would incur a delay after every | |
1556 | * batch i.e. much more frequent than a delay when waiting for the | |
1557 | * interrupt (with the same net latency). | |
bcbdb6d0 CW |
1558 | * |
1559 | * Also note that to prevent whole machine hangs on gen7, we have to | |
1560 | * take the spinlock to guard against concurrent cacheline access. | |
9b9ed309 | 1561 | */ |
bcbdb6d0 | 1562 | spin_lock_irq(&dev_priv->uncore.lock); |
c04e0f3b | 1563 | POSTING_READ_FW(RING_ACTHD(engine->mmio_base)); |
bcbdb6d0 | 1564 | spin_unlock_irq(&dev_priv->uncore.lock); |
4cd53c0c DV |
1565 | } |
1566 | ||
31bb59cc CW |
1567 | static void |
1568 | gen5_irq_enable(struct intel_engine_cs *engine) | |
e48d8634 | 1569 | { |
31bb59cc | 1570 | gen5_enable_gt_irq(engine->i915, engine->irq_enable_mask); |
e48d8634 DV |
1571 | } |
1572 | ||
1573 | static void | |
31bb59cc | 1574 | gen5_irq_disable(struct intel_engine_cs *engine) |
e48d8634 | 1575 | { |
31bb59cc | 1576 | gen5_disable_gt_irq(engine->i915, engine->irq_enable_mask); |
e48d8634 DV |
1577 | } |
1578 | ||
31bb59cc CW |
1579 | static void |
1580 | i9xx_irq_enable(struct intel_engine_cs *engine) | |
62fdfeaf | 1581 | { |
c033666a | 1582 | struct drm_i915_private *dev_priv = engine->i915; |
b13c2b96 | 1583 | |
31bb59cc CW |
1584 | dev_priv->irq_mask &= ~engine->irq_enable_mask; |
1585 | I915_WRITE(IMR, dev_priv->irq_mask); | |
1586 | POSTING_READ_FW(RING_IMR(engine->mmio_base)); | |
62fdfeaf EA |
1587 | } |
1588 | ||
8187a2b7 | 1589 | static void |
31bb59cc | 1590 | i9xx_irq_disable(struct intel_engine_cs *engine) |
62fdfeaf | 1591 | { |
c033666a | 1592 | struct drm_i915_private *dev_priv = engine->i915; |
62fdfeaf | 1593 | |
31bb59cc CW |
1594 | dev_priv->irq_mask |= engine->irq_enable_mask; |
1595 | I915_WRITE(IMR, dev_priv->irq_mask); | |
62fdfeaf EA |
1596 | } |
1597 | ||
31bb59cc CW |
1598 | static void |
1599 | i8xx_irq_enable(struct intel_engine_cs *engine) | |
c2798b19 | 1600 | { |
c033666a | 1601 | struct drm_i915_private *dev_priv = engine->i915; |
c2798b19 | 1602 | |
31bb59cc CW |
1603 | dev_priv->irq_mask &= ~engine->irq_enable_mask; |
1604 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
1605 | POSTING_READ16(RING_IMR(engine->mmio_base)); | |
c2798b19 CW |
1606 | } |
1607 | ||
1608 | static void | |
31bb59cc | 1609 | i8xx_irq_disable(struct intel_engine_cs *engine) |
c2798b19 | 1610 | { |
c033666a | 1611 | struct drm_i915_private *dev_priv = engine->i915; |
c2798b19 | 1612 | |
31bb59cc CW |
1613 | dev_priv->irq_mask |= engine->irq_enable_mask; |
1614 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
c2798b19 CW |
1615 | } |
1616 | ||
b72f3acb | 1617 | static int |
7c9cf4e3 | 1618 | bsd_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
d1b851fc | 1619 | { |
7e37f889 | 1620 | struct intel_ring *ring = req->ring; |
b72f3acb CW |
1621 | int ret; |
1622 | ||
5fb9de1a | 1623 | ret = intel_ring_begin(req, 2); |
b72f3acb CW |
1624 | if (ret) |
1625 | return ret; | |
1626 | ||
b5321f30 CW |
1627 | intel_ring_emit(ring, MI_FLUSH); |
1628 | intel_ring_emit(ring, MI_NOOP); | |
1629 | intel_ring_advance(ring); | |
b72f3acb | 1630 | return 0; |
d1b851fc ZN |
1631 | } |
1632 | ||
31bb59cc CW |
1633 | static void |
1634 | gen6_irq_enable(struct intel_engine_cs *engine) | |
0f46832f | 1635 | { |
c033666a | 1636 | struct drm_i915_private *dev_priv = engine->i915; |
0f46832f | 1637 | |
61ff75ac CW |
1638 | I915_WRITE_IMR(engine, |
1639 | ~(engine->irq_enable_mask | | |
1640 | engine->irq_keep_mask)); | |
31bb59cc | 1641 | gen5_enable_gt_irq(dev_priv, engine->irq_enable_mask); |
0f46832f CW |
1642 | } |
1643 | ||
1644 | static void | |
31bb59cc | 1645 | gen6_irq_disable(struct intel_engine_cs *engine) |
0f46832f | 1646 | { |
c033666a | 1647 | struct drm_i915_private *dev_priv = engine->i915; |
0f46832f | 1648 | |
61ff75ac | 1649 | I915_WRITE_IMR(engine, ~engine->irq_keep_mask); |
31bb59cc | 1650 | gen5_disable_gt_irq(dev_priv, engine->irq_enable_mask); |
d1b851fc ZN |
1651 | } |
1652 | ||
31bb59cc CW |
1653 | static void |
1654 | hsw_vebox_irq_enable(struct intel_engine_cs *engine) | |
a19d2933 | 1655 | { |
c033666a | 1656 | struct drm_i915_private *dev_priv = engine->i915; |
a19d2933 | 1657 | |
31bb59cc CW |
1658 | I915_WRITE_IMR(engine, ~engine->irq_enable_mask); |
1659 | gen6_enable_pm_irq(dev_priv, engine->irq_enable_mask); | |
a19d2933 BW |
1660 | } |
1661 | ||
1662 | static void | |
31bb59cc | 1663 | hsw_vebox_irq_disable(struct intel_engine_cs *engine) |
a19d2933 | 1664 | { |
c033666a | 1665 | struct drm_i915_private *dev_priv = engine->i915; |
a19d2933 | 1666 | |
31bb59cc CW |
1667 | I915_WRITE_IMR(engine, ~0); |
1668 | gen6_disable_pm_irq(dev_priv, engine->irq_enable_mask); | |
a19d2933 BW |
1669 | } |
1670 | ||
31bb59cc CW |
1671 | static void |
1672 | gen8_irq_enable(struct intel_engine_cs *engine) | |
abd58f01 | 1673 | { |
c033666a | 1674 | struct drm_i915_private *dev_priv = engine->i915; |
abd58f01 | 1675 | |
61ff75ac CW |
1676 | I915_WRITE_IMR(engine, |
1677 | ~(engine->irq_enable_mask | | |
1678 | engine->irq_keep_mask)); | |
31bb59cc | 1679 | POSTING_READ_FW(RING_IMR(engine->mmio_base)); |
abd58f01 BW |
1680 | } |
1681 | ||
1682 | static void | |
31bb59cc | 1683 | gen8_irq_disable(struct intel_engine_cs *engine) |
abd58f01 | 1684 | { |
c033666a | 1685 | struct drm_i915_private *dev_priv = engine->i915; |
abd58f01 | 1686 | |
61ff75ac | 1687 | I915_WRITE_IMR(engine, ~engine->irq_keep_mask); |
abd58f01 BW |
1688 | } |
1689 | ||
d1b851fc | 1690 | static int |
803688ba CW |
1691 | i965_emit_bb_start(struct drm_i915_gem_request *req, |
1692 | u64 offset, u32 length, | |
1693 | unsigned int dispatch_flags) | |
d1b851fc | 1694 | { |
7e37f889 | 1695 | struct intel_ring *ring = req->ring; |
e1f99ce6 | 1696 | int ret; |
78501eac | 1697 | |
5fb9de1a | 1698 | ret = intel_ring_begin(req, 2); |
e1f99ce6 CW |
1699 | if (ret) |
1700 | return ret; | |
1701 | ||
b5321f30 | 1702 | intel_ring_emit(ring, |
65f56876 CW |
1703 | MI_BATCH_BUFFER_START | |
1704 | MI_BATCH_GTT | | |
8e004efc JH |
1705 | (dispatch_flags & I915_DISPATCH_SECURE ? |
1706 | 0 : MI_BATCH_NON_SECURE_I965)); | |
b5321f30 CW |
1707 | intel_ring_emit(ring, offset); |
1708 | intel_ring_advance(ring); | |
78501eac | 1709 | |
d1b851fc ZN |
1710 | return 0; |
1711 | } | |
1712 | ||
b45305fc DV |
1713 | /* Just userspace ABI convention to limit the wa batch bo to a resonable size */ |
1714 | #define I830_BATCH_LIMIT (256*1024) | |
c4d69da1 CW |
1715 | #define I830_TLB_ENTRIES (2) |
1716 | #define I830_WA_SIZE max(I830_TLB_ENTRIES*4096, I830_BATCH_LIMIT) | |
8187a2b7 | 1717 | static int |
803688ba CW |
1718 | i830_emit_bb_start(struct drm_i915_gem_request *req, |
1719 | u64 offset, u32 len, | |
1720 | unsigned int dispatch_flags) | |
62fdfeaf | 1721 | { |
7e37f889 | 1722 | struct intel_ring *ring = req->ring; |
56c0f1a7 | 1723 | u32 cs_offset = req->engine->scratch->node.start; |
c4e7a414 | 1724 | int ret; |
62fdfeaf | 1725 | |
5fb9de1a | 1726 | ret = intel_ring_begin(req, 6); |
c4d69da1 CW |
1727 | if (ret) |
1728 | return ret; | |
62fdfeaf | 1729 | |
c4d69da1 | 1730 | /* Evict the invalid PTE TLBs */ |
b5321f30 CW |
1731 | intel_ring_emit(ring, COLOR_BLT_CMD | BLT_WRITE_RGBA); |
1732 | intel_ring_emit(ring, BLT_DEPTH_32 | BLT_ROP_COLOR_COPY | 4096); | |
1733 | intel_ring_emit(ring, I830_TLB_ENTRIES << 16 | 4); /* load each page */ | |
1734 | intel_ring_emit(ring, cs_offset); | |
1735 | intel_ring_emit(ring, 0xdeadbeef); | |
1736 | intel_ring_emit(ring, MI_NOOP); | |
1737 | intel_ring_advance(ring); | |
b45305fc | 1738 | |
8e004efc | 1739 | if ((dispatch_flags & I915_DISPATCH_PINNED) == 0) { |
b45305fc DV |
1740 | if (len > I830_BATCH_LIMIT) |
1741 | return -ENOSPC; | |
1742 | ||
5fb9de1a | 1743 | ret = intel_ring_begin(req, 6 + 2); |
b45305fc DV |
1744 | if (ret) |
1745 | return ret; | |
c4d69da1 CW |
1746 | |
1747 | /* Blit the batch (which has now all relocs applied) to the | |
1748 | * stable batch scratch bo area (so that the CS never | |
1749 | * stumbles over its tlb invalidation bug) ... | |
1750 | */ | |
b5321f30 CW |
1751 | intel_ring_emit(ring, SRC_COPY_BLT_CMD | BLT_WRITE_RGBA); |
1752 | intel_ring_emit(ring, | |
e2f80391 | 1753 | BLT_DEPTH_32 | BLT_ROP_SRC_COPY | 4096); |
b5321f30 CW |
1754 | intel_ring_emit(ring, DIV_ROUND_UP(len, 4096) << 16 | 4096); |
1755 | intel_ring_emit(ring, cs_offset); | |
1756 | intel_ring_emit(ring, 4096); | |
1757 | intel_ring_emit(ring, offset); | |
e2f80391 | 1758 | |
b5321f30 CW |
1759 | intel_ring_emit(ring, MI_FLUSH); |
1760 | intel_ring_emit(ring, MI_NOOP); | |
1761 | intel_ring_advance(ring); | |
b45305fc DV |
1762 | |
1763 | /* ... and execute it. */ | |
c4d69da1 | 1764 | offset = cs_offset; |
b45305fc | 1765 | } |
e1f99ce6 | 1766 | |
9d611c03 | 1767 | ret = intel_ring_begin(req, 2); |
c4d69da1 CW |
1768 | if (ret) |
1769 | return ret; | |
1770 | ||
b5321f30 CW |
1771 | intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT); |
1772 | intel_ring_emit(ring, offset | (dispatch_flags & I915_DISPATCH_SECURE ? | |
1773 | 0 : MI_BATCH_NON_SECURE)); | |
1774 | intel_ring_advance(ring); | |
c4d69da1 | 1775 | |
fb3256da DV |
1776 | return 0; |
1777 | } | |
1778 | ||
1779 | static int | |
803688ba CW |
1780 | i915_emit_bb_start(struct drm_i915_gem_request *req, |
1781 | u64 offset, u32 len, | |
1782 | unsigned int dispatch_flags) | |
fb3256da | 1783 | { |
7e37f889 | 1784 | struct intel_ring *ring = req->ring; |
fb3256da DV |
1785 | int ret; |
1786 | ||
5fb9de1a | 1787 | ret = intel_ring_begin(req, 2); |
fb3256da DV |
1788 | if (ret) |
1789 | return ret; | |
1790 | ||
b5321f30 CW |
1791 | intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT); |
1792 | intel_ring_emit(ring, offset | (dispatch_flags & I915_DISPATCH_SECURE ? | |
1793 | 0 : MI_BATCH_NON_SECURE)); | |
1794 | intel_ring_advance(ring); | |
62fdfeaf | 1795 | |
62fdfeaf EA |
1796 | return 0; |
1797 | } | |
1798 | ||
0bc40be8 | 1799 | static void cleanup_phys_status_page(struct intel_engine_cs *engine) |
7d3fdfff | 1800 | { |
c033666a | 1801 | struct drm_i915_private *dev_priv = engine->i915; |
7d3fdfff VS |
1802 | |
1803 | if (!dev_priv->status_page_dmah) | |
1804 | return; | |
1805 | ||
91c8a326 | 1806 | drm_pci_free(&dev_priv->drm, dev_priv->status_page_dmah); |
0bc40be8 | 1807 | engine->status_page.page_addr = NULL; |
7d3fdfff VS |
1808 | } |
1809 | ||
0bc40be8 | 1810 | static void cleanup_status_page(struct intel_engine_cs *engine) |
62fdfeaf | 1811 | { |
57e88531 | 1812 | struct i915_vma *vma; |
62fdfeaf | 1813 | |
57e88531 CW |
1814 | vma = fetch_and_zero(&engine->status_page.vma); |
1815 | if (!vma) | |
62fdfeaf | 1816 | return; |
62fdfeaf | 1817 | |
57e88531 CW |
1818 | i915_vma_unpin(vma); |
1819 | i915_gem_object_unpin_map(vma->obj); | |
1820 | i915_vma_put(vma); | |
62fdfeaf EA |
1821 | } |
1822 | ||
0bc40be8 | 1823 | static int init_status_page(struct intel_engine_cs *engine) |
62fdfeaf | 1824 | { |
57e88531 CW |
1825 | struct drm_i915_gem_object *obj; |
1826 | struct i915_vma *vma; | |
1827 | unsigned int flags; | |
1828 | int ret; | |
e4ffd173 | 1829 | |
57e88531 CW |
1830 | obj = i915_gem_object_create(&engine->i915->drm, 4096); |
1831 | if (IS_ERR(obj)) { | |
1832 | DRM_ERROR("Failed to allocate status page\n"); | |
1833 | return PTR_ERR(obj); | |
1834 | } | |
62fdfeaf | 1835 | |
57e88531 CW |
1836 | ret = i915_gem_object_set_cache_level(obj, I915_CACHE_LLC); |
1837 | if (ret) | |
1838 | goto err; | |
e3efda49 | 1839 | |
57e88531 CW |
1840 | vma = i915_vma_create(obj, &engine->i915->ggtt.base, NULL); |
1841 | if (IS_ERR(vma)) { | |
1842 | ret = PTR_ERR(vma); | |
1843 | goto err; | |
e3efda49 | 1844 | } |
62fdfeaf | 1845 | |
57e88531 CW |
1846 | flags = PIN_GLOBAL; |
1847 | if (!HAS_LLC(engine->i915)) | |
1848 | /* On g33, we cannot place HWS above 256MiB, so | |
1849 | * restrict its pinning to the low mappable arena. | |
1850 | * Though this restriction is not documented for | |
1851 | * gen4, gen5, or byt, they also behave similarly | |
1852 | * and hang if the HWS is placed at the top of the | |
1853 | * GTT. To generalise, it appears that all !llc | |
1854 | * platforms have issues with us placing the HWS | |
1855 | * above the mappable region (even though we never | |
1856 | * actualy map it). | |
1857 | */ | |
1858 | flags |= PIN_MAPPABLE; | |
1859 | ret = i915_vma_pin(vma, 0, 4096, flags); | |
1860 | if (ret) | |
1861 | goto err; | |
62fdfeaf | 1862 | |
57e88531 CW |
1863 | engine->status_page.vma = vma; |
1864 | engine->status_page.ggtt_offset = vma->node.start; | |
1865 | engine->status_page.page_addr = | |
1866 | i915_gem_object_pin_map(obj, I915_MAP_WB); | |
62fdfeaf | 1867 | |
57e88531 CW |
1868 | DRM_DEBUG_DRIVER("%s hws offset: 0x%08llx\n", |
1869 | engine->name, vma->node.start); | |
62fdfeaf | 1870 | return 0; |
57e88531 CW |
1871 | |
1872 | err: | |
1873 | i915_gem_object_put(obj); | |
1874 | return ret; | |
62fdfeaf EA |
1875 | } |
1876 | ||
0bc40be8 | 1877 | static int init_phys_status_page(struct intel_engine_cs *engine) |
6b8294a4 | 1878 | { |
c033666a | 1879 | struct drm_i915_private *dev_priv = engine->i915; |
6b8294a4 | 1880 | |
57e88531 CW |
1881 | dev_priv->status_page_dmah = |
1882 | drm_pci_alloc(&dev_priv->drm, PAGE_SIZE, PAGE_SIZE); | |
1883 | if (!dev_priv->status_page_dmah) | |
1884 | return -ENOMEM; | |
6b8294a4 | 1885 | |
0bc40be8 TU |
1886 | engine->status_page.page_addr = dev_priv->status_page_dmah->vaddr; |
1887 | memset(engine->status_page.page_addr, 0, PAGE_SIZE); | |
6b8294a4 CW |
1888 | |
1889 | return 0; | |
1890 | } | |
1891 | ||
aad29fbb | 1892 | int intel_ring_pin(struct intel_ring *ring) |
7ba717cf | 1893 | { |
a687a43a | 1894 | /* Ring wraparound at offset 0 sometimes hangs. No idea why. */ |
57e88531 CW |
1895 | unsigned int flags = PIN_GLOBAL | PIN_OFFSET_BIAS | 4096; |
1896 | struct i915_vma *vma = ring->vma; | |
8305216f | 1897 | void *addr; |
7ba717cf TD |
1898 | int ret; |
1899 | ||
57e88531 | 1900 | GEM_BUG_ON(ring->vaddr); |
7ba717cf | 1901 | |
57e88531 CW |
1902 | if (ring->needs_iomap) |
1903 | flags |= PIN_MAPPABLE; | |
def0c5f6 | 1904 | |
57e88531 CW |
1905 | if (!(vma->flags & I915_VMA_GLOBAL_BIND)) { |
1906 | if (flags & PIN_MAPPABLE) | |
1907 | ret = i915_gem_object_set_to_gtt_domain(vma->obj, true); | |
1908 | else | |
1909 | ret = i915_gem_object_set_to_cpu_domain(vma->obj, true); | |
1910 | if (unlikely(ret)) | |
def0c5f6 | 1911 | return ret; |
57e88531 | 1912 | } |
7ba717cf | 1913 | |
57e88531 CW |
1914 | ret = i915_vma_pin(vma, 0, PAGE_SIZE, flags); |
1915 | if (unlikely(ret)) | |
1916 | return ret; | |
def0c5f6 | 1917 | |
57e88531 CW |
1918 | if (flags & PIN_MAPPABLE) |
1919 | addr = (void __force *)i915_vma_pin_iomap(vma); | |
1920 | else | |
1921 | addr = i915_gem_object_pin_map(vma->obj, I915_MAP_WB); | |
1922 | if (IS_ERR(addr)) | |
1923 | goto err; | |
7ba717cf | 1924 | |
32c04f16 | 1925 | ring->vaddr = addr; |
7ba717cf | 1926 | return 0; |
d2cad535 | 1927 | |
57e88531 CW |
1928 | err: |
1929 | i915_vma_unpin(vma); | |
1930 | return PTR_ERR(addr); | |
7ba717cf TD |
1931 | } |
1932 | ||
aad29fbb CW |
1933 | void intel_ring_unpin(struct intel_ring *ring) |
1934 | { | |
1935 | GEM_BUG_ON(!ring->vma); | |
1936 | GEM_BUG_ON(!ring->vaddr); | |
1937 | ||
57e88531 | 1938 | if (ring->needs_iomap) |
aad29fbb | 1939 | i915_vma_unpin_iomap(ring->vma); |
57e88531 CW |
1940 | else |
1941 | i915_gem_object_unpin_map(ring->vma->obj); | |
aad29fbb CW |
1942 | ring->vaddr = NULL; |
1943 | ||
57e88531 | 1944 | i915_vma_unpin(ring->vma); |
2919d291 OM |
1945 | } |
1946 | ||
57e88531 CW |
1947 | static struct i915_vma * |
1948 | intel_ring_create_vma(struct drm_i915_private *dev_priv, int size) | |
62fdfeaf | 1949 | { |
05394f39 | 1950 | struct drm_i915_gem_object *obj; |
57e88531 | 1951 | struct i915_vma *vma; |
62fdfeaf | 1952 | |
57e88531 CW |
1953 | obj = ERR_PTR(-ENODEV); |
1954 | if (!HAS_LLC(dev_priv)) | |
1955 | obj = i915_gem_object_create_stolen(&dev_priv->drm, size); | |
fe3db79b | 1956 | if (IS_ERR(obj)) |
57e88531 CW |
1957 | obj = i915_gem_object_create(&dev_priv->drm, size); |
1958 | if (IS_ERR(obj)) | |
1959 | return ERR_CAST(obj); | |
8187a2b7 | 1960 | |
24f3a8cf AG |
1961 | /* mark ring buffers as read-only from GPU side by default */ |
1962 | obj->gt_ro = 1; | |
1963 | ||
57e88531 CW |
1964 | vma = i915_vma_create(obj, &dev_priv->ggtt.base, NULL); |
1965 | if (IS_ERR(vma)) | |
1966 | goto err; | |
1967 | ||
1968 | return vma; | |
e3efda49 | 1969 | |
57e88531 CW |
1970 | err: |
1971 | i915_gem_object_put(obj); | |
1972 | return vma; | |
e3efda49 CW |
1973 | } |
1974 | ||
7e37f889 CW |
1975 | struct intel_ring * |
1976 | intel_engine_create_ring(struct intel_engine_cs *engine, int size) | |
01101fa7 | 1977 | { |
7e37f889 | 1978 | struct intel_ring *ring; |
57e88531 | 1979 | struct i915_vma *vma; |
01101fa7 | 1980 | |
8f942018 CW |
1981 | GEM_BUG_ON(!is_power_of_2(size)); |
1982 | ||
01101fa7 | 1983 | ring = kzalloc(sizeof(*ring), GFP_KERNEL); |
57e88531 | 1984 | if (!ring) |
01101fa7 CW |
1985 | return ERR_PTR(-ENOMEM); |
1986 | ||
4a570db5 | 1987 | ring->engine = engine; |
01101fa7 | 1988 | |
675d9ad7 CW |
1989 | INIT_LIST_HEAD(&ring->request_list); |
1990 | ||
01101fa7 CW |
1991 | ring->size = size; |
1992 | /* Workaround an erratum on the i830 which causes a hang if | |
1993 | * the TAIL pointer points to within the last 2 cachelines | |
1994 | * of the buffer. | |
1995 | */ | |
1996 | ring->effective_size = size; | |
c033666a | 1997 | if (IS_I830(engine->i915) || IS_845G(engine->i915)) |
01101fa7 CW |
1998 | ring->effective_size -= 2 * CACHELINE_BYTES; |
1999 | ||
2000 | ring->last_retired_head = -1; | |
2001 | intel_ring_update_space(ring); | |
2002 | ||
57e88531 CW |
2003 | vma = intel_ring_create_vma(engine->i915, size); |
2004 | if (IS_ERR(vma)) { | |
01101fa7 | 2005 | kfree(ring); |
57e88531 | 2006 | return ERR_CAST(vma); |
01101fa7 | 2007 | } |
57e88531 CW |
2008 | ring->vma = vma; |
2009 | if (!HAS_LLC(engine->i915) || vma->obj->stolen) | |
2010 | ring->needs_iomap = true; | |
01101fa7 | 2011 | |
57e88531 | 2012 | list_add(&ring->link, &engine->buffers); |
01101fa7 CW |
2013 | return ring; |
2014 | } | |
2015 | ||
2016 | void | |
7e37f889 | 2017 | intel_ring_free(struct intel_ring *ring) |
01101fa7 | 2018 | { |
57e88531 | 2019 | i915_vma_put(ring->vma); |
608c1a52 | 2020 | list_del(&ring->link); |
01101fa7 CW |
2021 | kfree(ring); |
2022 | } | |
2023 | ||
0cb26a8e CW |
2024 | static int intel_ring_context_pin(struct i915_gem_context *ctx, |
2025 | struct intel_engine_cs *engine) | |
2026 | { | |
2027 | struct intel_context *ce = &ctx->engine[engine->id]; | |
2028 | int ret; | |
2029 | ||
91c8a326 | 2030 | lockdep_assert_held(&ctx->i915->drm.struct_mutex); |
0cb26a8e CW |
2031 | |
2032 | if (ce->pin_count++) | |
2033 | return 0; | |
2034 | ||
2035 | if (ce->state) { | |
7abc98fa CW |
2036 | ret = i915_gem_object_set_to_gtt_domain(ce->state->obj, false); |
2037 | if (ret) | |
2038 | goto error; | |
2039 | ||
bf3783e5 CW |
2040 | ret = i915_vma_pin(ce->state, 0, ctx->ggtt_alignment, |
2041 | PIN_GLOBAL | PIN_HIGH); | |
0cb26a8e CW |
2042 | if (ret) |
2043 | goto error; | |
2044 | } | |
2045 | ||
c7c3c07d CW |
2046 | /* The kernel context is only used as a placeholder for flushing the |
2047 | * active context. It is never used for submitting user rendering and | |
2048 | * as such never requires the golden render context, and so we can skip | |
2049 | * emitting it when we switch to the kernel context. This is required | |
2050 | * as during eviction we cannot allocate and pin the renderstate in | |
2051 | * order to initialise the context. | |
2052 | */ | |
2053 | if (ctx == ctx->i915->kernel_context) | |
2054 | ce->initialised = true; | |
2055 | ||
9a6feaf0 | 2056 | i915_gem_context_get(ctx); |
0cb26a8e CW |
2057 | return 0; |
2058 | ||
2059 | error: | |
2060 | ce->pin_count = 0; | |
2061 | return ret; | |
2062 | } | |
2063 | ||
2064 | static void intel_ring_context_unpin(struct i915_gem_context *ctx, | |
2065 | struct intel_engine_cs *engine) | |
2066 | { | |
2067 | struct intel_context *ce = &ctx->engine[engine->id]; | |
2068 | ||
91c8a326 | 2069 | lockdep_assert_held(&ctx->i915->drm.struct_mutex); |
0cb26a8e CW |
2070 | |
2071 | if (--ce->pin_count) | |
2072 | return; | |
2073 | ||
2074 | if (ce->state) | |
bf3783e5 | 2075 | i915_vma_unpin(ce->state); |
0cb26a8e | 2076 | |
9a6feaf0 | 2077 | i915_gem_context_put(ctx); |
0cb26a8e CW |
2078 | } |
2079 | ||
acd27845 | 2080 | static int intel_init_ring_buffer(struct intel_engine_cs *engine) |
e3efda49 | 2081 | { |
acd27845 | 2082 | struct drm_i915_private *dev_priv = engine->i915; |
32c04f16 | 2083 | struct intel_ring *ring; |
e3efda49 CW |
2084 | int ret; |
2085 | ||
0bc40be8 | 2086 | WARN_ON(engine->buffer); |
bfc882b4 | 2087 | |
019bf277 TU |
2088 | intel_engine_setup_common(engine); |
2089 | ||
0bc40be8 TU |
2090 | memset(engine->semaphore.sync_seqno, 0, |
2091 | sizeof(engine->semaphore.sync_seqno)); | |
e3efda49 | 2092 | |
019bf277 | 2093 | ret = intel_engine_init_common(engine); |
688e6c72 CW |
2094 | if (ret) |
2095 | goto error; | |
e3efda49 | 2096 | |
0cb26a8e CW |
2097 | /* We may need to do things with the shrinker which |
2098 | * require us to immediately switch back to the default | |
2099 | * context. This can cause a problem as pinning the | |
2100 | * default context also requires GTT space which may not | |
2101 | * be available. To avoid this we always pin the default | |
2102 | * context. | |
2103 | */ | |
2104 | ret = intel_ring_context_pin(dev_priv->kernel_context, engine); | |
2105 | if (ret) | |
2106 | goto error; | |
2107 | ||
32c04f16 CW |
2108 | ring = intel_engine_create_ring(engine, 32 * PAGE_SIZE); |
2109 | if (IS_ERR(ring)) { | |
2110 | ret = PTR_ERR(ring); | |
b0366a54 DG |
2111 | goto error; |
2112 | } | |
01101fa7 | 2113 | |
c033666a | 2114 | if (I915_NEED_GFX_HWS(dev_priv)) { |
0bc40be8 | 2115 | ret = init_status_page(engine); |
e3efda49 | 2116 | if (ret) |
8ee14975 | 2117 | goto error; |
e3efda49 | 2118 | } else { |
0bc40be8 TU |
2119 | WARN_ON(engine->id != RCS); |
2120 | ret = init_phys_status_page(engine); | |
e3efda49 | 2121 | if (ret) |
8ee14975 | 2122 | goto error; |
e3efda49 CW |
2123 | } |
2124 | ||
aad29fbb | 2125 | ret = intel_ring_pin(ring); |
bfc882b4 | 2126 | if (ret) { |
57e88531 | 2127 | intel_ring_free(ring); |
bfc882b4 | 2128 | goto error; |
e3efda49 | 2129 | } |
57e88531 | 2130 | engine->buffer = ring; |
62fdfeaf | 2131 | |
8ee14975 | 2132 | return 0; |
351e3db2 | 2133 | |
8ee14975 | 2134 | error: |
7e37f889 | 2135 | intel_engine_cleanup(engine); |
8ee14975 | 2136 | return ret; |
62fdfeaf EA |
2137 | } |
2138 | ||
7e37f889 | 2139 | void intel_engine_cleanup(struct intel_engine_cs *engine) |
62fdfeaf | 2140 | { |
6402c330 | 2141 | struct drm_i915_private *dev_priv; |
33626e6a | 2142 | |
117897f4 | 2143 | if (!intel_engine_initialized(engine)) |
62fdfeaf EA |
2144 | return; |
2145 | ||
c033666a | 2146 | dev_priv = engine->i915; |
6402c330 | 2147 | |
0bc40be8 | 2148 | if (engine->buffer) { |
c033666a | 2149 | WARN_ON(!IS_GEN2(dev_priv) && (I915_READ_MODE(engine) & MODE_IDLE) == 0); |
33626e6a | 2150 | |
aad29fbb | 2151 | intel_ring_unpin(engine->buffer); |
7e37f889 | 2152 | intel_ring_free(engine->buffer); |
0bc40be8 | 2153 | engine->buffer = NULL; |
b0366a54 | 2154 | } |
78501eac | 2155 | |
0bc40be8 TU |
2156 | if (engine->cleanup) |
2157 | engine->cleanup(engine); | |
8d19215b | 2158 | |
c033666a | 2159 | if (I915_NEED_GFX_HWS(dev_priv)) { |
0bc40be8 | 2160 | cleanup_status_page(engine); |
7d3fdfff | 2161 | } else { |
0bc40be8 TU |
2162 | WARN_ON(engine->id != RCS); |
2163 | cleanup_phys_status_page(engine); | |
7d3fdfff | 2164 | } |
44e895a8 | 2165 | |
96a945aa | 2166 | intel_engine_cleanup_common(engine); |
0cb26a8e CW |
2167 | |
2168 | intel_ring_context_unpin(dev_priv->kernel_context, engine); | |
2169 | ||
c033666a | 2170 | engine->i915 = NULL; |
62fdfeaf EA |
2171 | } |
2172 | ||
6689cb2b | 2173 | int intel_ring_alloc_request_extras(struct drm_i915_gem_request *request) |
9d773091 | 2174 | { |
6310346e CW |
2175 | int ret; |
2176 | ||
2177 | /* Flush enough space to reduce the likelihood of waiting after | |
2178 | * we start building the request - in which case we will just | |
2179 | * have to repeat work. | |
2180 | */ | |
a0442461 | 2181 | request->reserved_space += LEGACY_REQUEST_SIZE; |
6310346e | 2182 | |
1dae2dfb | 2183 | request->ring = request->engine->buffer; |
6310346e CW |
2184 | |
2185 | ret = intel_ring_begin(request, 0); | |
2186 | if (ret) | |
2187 | return ret; | |
2188 | ||
a0442461 | 2189 | request->reserved_space -= LEGACY_REQUEST_SIZE; |
6310346e | 2190 | return 0; |
9d773091 CW |
2191 | } |
2192 | ||
987046ad CW |
2193 | static int wait_for_space(struct drm_i915_gem_request *req, int bytes) |
2194 | { | |
7e37f889 | 2195 | struct intel_ring *ring = req->ring; |
987046ad | 2196 | struct drm_i915_gem_request *target; |
7da844c5 | 2197 | int ret; |
987046ad | 2198 | |
1dae2dfb CW |
2199 | intel_ring_update_space(ring); |
2200 | if (ring->space >= bytes) | |
987046ad CW |
2201 | return 0; |
2202 | ||
2203 | /* | |
2204 | * Space is reserved in the ringbuffer for finalising the request, | |
2205 | * as that cannot be allowed to fail. During request finalisation, | |
2206 | * reserved_space is set to 0 to stop the overallocation and the | |
2207 | * assumption is that then we never need to wait (which has the | |
2208 | * risk of failing with EINTR). | |
2209 | * | |
2210 | * See also i915_gem_request_alloc() and i915_add_request(). | |
2211 | */ | |
0251a963 | 2212 | GEM_BUG_ON(!req->reserved_space); |
987046ad | 2213 | |
675d9ad7 | 2214 | list_for_each_entry(target, &ring->request_list, ring_link) { |
987046ad CW |
2215 | unsigned space; |
2216 | ||
987046ad | 2217 | /* Would completion of this request free enough space? */ |
1dae2dfb CW |
2218 | space = __intel_ring_space(target->postfix, ring->tail, |
2219 | ring->size); | |
987046ad CW |
2220 | if (space >= bytes) |
2221 | break; | |
79bbcc29 | 2222 | } |
29b1b415 | 2223 | |
675d9ad7 | 2224 | if (WARN_ON(&target->ring_link == &ring->request_list)) |
987046ad CW |
2225 | return -ENOSPC; |
2226 | ||
776f3236 | 2227 | ret = i915_wait_request(target, true, NULL, NO_WAITBOOST); |
7da844c5 CW |
2228 | if (ret) |
2229 | return ret; | |
2230 | ||
2231 | if (i915_reset_in_progress(&target->i915->gpu_error)) | |
2232 | return -EAGAIN; | |
2233 | ||
2234 | i915_gem_request_retire_upto(target); | |
2235 | ||
2236 | intel_ring_update_space(ring); | |
2237 | GEM_BUG_ON(ring->space < bytes); | |
2238 | return 0; | |
29b1b415 JH |
2239 | } |
2240 | ||
987046ad | 2241 | int intel_ring_begin(struct drm_i915_gem_request *req, int num_dwords) |
cbcc80df | 2242 | { |
7e37f889 | 2243 | struct intel_ring *ring = req->ring; |
1dae2dfb CW |
2244 | int remain_actual = ring->size - ring->tail; |
2245 | int remain_usable = ring->effective_size - ring->tail; | |
987046ad CW |
2246 | int bytes = num_dwords * sizeof(u32); |
2247 | int total_bytes, wait_bytes; | |
79bbcc29 | 2248 | bool need_wrap = false; |
29b1b415 | 2249 | |
0251a963 | 2250 | total_bytes = bytes + req->reserved_space; |
29b1b415 | 2251 | |
79bbcc29 JH |
2252 | if (unlikely(bytes > remain_usable)) { |
2253 | /* | |
2254 | * Not enough space for the basic request. So need to flush | |
2255 | * out the remainder and then wait for base + reserved. | |
2256 | */ | |
2257 | wait_bytes = remain_actual + total_bytes; | |
2258 | need_wrap = true; | |
987046ad CW |
2259 | } else if (unlikely(total_bytes > remain_usable)) { |
2260 | /* | |
2261 | * The base request will fit but the reserved space | |
2262 | * falls off the end. So we don't need an immediate wrap | |
2263 | * and only need to effectively wait for the reserved | |
2264 | * size space from the start of ringbuffer. | |
2265 | */ | |
0251a963 | 2266 | wait_bytes = remain_actual + req->reserved_space; |
79bbcc29 | 2267 | } else { |
987046ad CW |
2268 | /* No wrapping required, just waiting. */ |
2269 | wait_bytes = total_bytes; | |
cbcc80df MK |
2270 | } |
2271 | ||
1dae2dfb | 2272 | if (wait_bytes > ring->space) { |
987046ad | 2273 | int ret = wait_for_space(req, wait_bytes); |
cbcc80df MK |
2274 | if (unlikely(ret)) |
2275 | return ret; | |
2276 | } | |
2277 | ||
987046ad | 2278 | if (unlikely(need_wrap)) { |
1dae2dfb CW |
2279 | GEM_BUG_ON(remain_actual > ring->space); |
2280 | GEM_BUG_ON(ring->tail + remain_actual > ring->size); | |
78501eac | 2281 | |
987046ad | 2282 | /* Fill the tail with MI_NOOP */ |
1dae2dfb CW |
2283 | memset(ring->vaddr + ring->tail, 0, remain_actual); |
2284 | ring->tail = 0; | |
2285 | ring->space -= remain_actual; | |
987046ad | 2286 | } |
304d695c | 2287 | |
1dae2dfb CW |
2288 | ring->space -= bytes; |
2289 | GEM_BUG_ON(ring->space < 0); | |
304d695c | 2290 | return 0; |
8187a2b7 | 2291 | } |
78501eac | 2292 | |
753b1ad4 | 2293 | /* Align the ring tail to a cacheline boundary */ |
bba09b12 | 2294 | int intel_ring_cacheline_align(struct drm_i915_gem_request *req) |
753b1ad4 | 2295 | { |
7e37f889 | 2296 | struct intel_ring *ring = req->ring; |
b5321f30 CW |
2297 | int num_dwords = |
2298 | (ring->tail & (CACHELINE_BYTES - 1)) / sizeof(uint32_t); | |
753b1ad4 VS |
2299 | int ret; |
2300 | ||
2301 | if (num_dwords == 0) | |
2302 | return 0; | |
2303 | ||
18393f63 | 2304 | num_dwords = CACHELINE_BYTES / sizeof(uint32_t) - num_dwords; |
5fb9de1a | 2305 | ret = intel_ring_begin(req, num_dwords); |
753b1ad4 VS |
2306 | if (ret) |
2307 | return ret; | |
2308 | ||
2309 | while (num_dwords--) | |
b5321f30 | 2310 | intel_ring_emit(ring, MI_NOOP); |
753b1ad4 | 2311 | |
b5321f30 | 2312 | intel_ring_advance(ring); |
753b1ad4 VS |
2313 | |
2314 | return 0; | |
2315 | } | |
2316 | ||
c5efa1ad | 2317 | static void gen6_bsd_submit_request(struct drm_i915_gem_request *request) |
881f47b6 | 2318 | { |
c5efa1ad | 2319 | struct drm_i915_private *dev_priv = request->i915; |
881f47b6 | 2320 | |
76f8421f CW |
2321 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
2322 | ||
881f47b6 | 2323 | /* Every tail move must follow the sequence below */ |
12f55818 CW |
2324 | |
2325 | /* Disable notification that the ring is IDLE. The GT | |
2326 | * will then assume that it is busy and bring it out of rc6. | |
2327 | */ | |
76f8421f CW |
2328 | I915_WRITE_FW(GEN6_BSD_SLEEP_PSMI_CONTROL, |
2329 | _MASKED_BIT_ENABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); | |
12f55818 CW |
2330 | |
2331 | /* Clear the context id. Here be magic! */ | |
76f8421f | 2332 | I915_WRITE64_FW(GEN6_BSD_RNCID, 0x0); |
0206e353 | 2333 | |
12f55818 | 2334 | /* Wait for the ring not to be idle, i.e. for it to wake up. */ |
76f8421f CW |
2335 | if (intel_wait_for_register_fw(dev_priv, |
2336 | GEN6_BSD_SLEEP_PSMI_CONTROL, | |
2337 | GEN6_BSD_SLEEP_INDICATOR, | |
2338 | 0, | |
2339 | 50)) | |
12f55818 | 2340 | DRM_ERROR("timed out waiting for the BSD ring to wake up\n"); |
0206e353 | 2341 | |
12f55818 | 2342 | /* Now that the ring is fully powered up, update the tail */ |
b0411e7d | 2343 | i9xx_submit_request(request); |
12f55818 CW |
2344 | |
2345 | /* Let the ring send IDLE messages to the GT again, | |
2346 | * and so let it sleep to conserve power when idle. | |
2347 | */ | |
76f8421f CW |
2348 | I915_WRITE_FW(GEN6_BSD_SLEEP_PSMI_CONTROL, |
2349 | _MASKED_BIT_DISABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); | |
2350 | ||
2351 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); | |
881f47b6 XH |
2352 | } |
2353 | ||
7c9cf4e3 | 2354 | static int gen6_bsd_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
881f47b6 | 2355 | { |
7e37f889 | 2356 | struct intel_ring *ring = req->ring; |
71a77e07 | 2357 | uint32_t cmd; |
b72f3acb CW |
2358 | int ret; |
2359 | ||
5fb9de1a | 2360 | ret = intel_ring_begin(req, 4); |
b72f3acb CW |
2361 | if (ret) |
2362 | return ret; | |
2363 | ||
71a77e07 | 2364 | cmd = MI_FLUSH_DW; |
c033666a | 2365 | if (INTEL_GEN(req->i915) >= 8) |
075b3bba | 2366 | cmd += 1; |
f0a1fb10 CW |
2367 | |
2368 | /* We always require a command barrier so that subsequent | |
2369 | * commands, such as breadcrumb interrupts, are strictly ordered | |
2370 | * wrt the contents of the write cache being flushed to memory | |
2371 | * (and thus being coherent from the CPU). | |
2372 | */ | |
2373 | cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; | |
2374 | ||
9a289771 JB |
2375 | /* |
2376 | * Bspec vol 1c.5 - video engine command streamer: | |
2377 | * "If ENABLED, all TLBs will be invalidated once the flush | |
2378 | * operation is complete. This bit is only valid when the | |
2379 | * Post-Sync Operation field is a value of 1h or 3h." | |
2380 | */ | |
7c9cf4e3 | 2381 | if (mode & EMIT_INVALIDATE) |
f0a1fb10 CW |
2382 | cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD; |
2383 | ||
b5321f30 CW |
2384 | intel_ring_emit(ring, cmd); |
2385 | intel_ring_emit(ring, I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT); | |
c033666a | 2386 | if (INTEL_GEN(req->i915) >= 8) { |
b5321f30 CW |
2387 | intel_ring_emit(ring, 0); /* upper addr */ |
2388 | intel_ring_emit(ring, 0); /* value */ | |
075b3bba | 2389 | } else { |
b5321f30 CW |
2390 | intel_ring_emit(ring, 0); |
2391 | intel_ring_emit(ring, MI_NOOP); | |
075b3bba | 2392 | } |
b5321f30 | 2393 | intel_ring_advance(ring); |
b72f3acb | 2394 | return 0; |
881f47b6 XH |
2395 | } |
2396 | ||
1c7a0623 | 2397 | static int |
803688ba CW |
2398 | gen8_emit_bb_start(struct drm_i915_gem_request *req, |
2399 | u64 offset, u32 len, | |
2400 | unsigned int dispatch_flags) | |
1c7a0623 | 2401 | { |
7e37f889 | 2402 | struct intel_ring *ring = req->ring; |
b5321f30 | 2403 | bool ppgtt = USES_PPGTT(req->i915) && |
8e004efc | 2404 | !(dispatch_flags & I915_DISPATCH_SECURE); |
1c7a0623 BW |
2405 | int ret; |
2406 | ||
5fb9de1a | 2407 | ret = intel_ring_begin(req, 4); |
1c7a0623 BW |
2408 | if (ret) |
2409 | return ret; | |
2410 | ||
2411 | /* FIXME(BDW): Address space and security selectors. */ | |
b5321f30 | 2412 | intel_ring_emit(ring, MI_BATCH_BUFFER_START_GEN8 | (ppgtt<<8) | |
919032ec AJ |
2413 | (dispatch_flags & I915_DISPATCH_RS ? |
2414 | MI_BATCH_RESOURCE_STREAMER : 0)); | |
b5321f30 CW |
2415 | intel_ring_emit(ring, lower_32_bits(offset)); |
2416 | intel_ring_emit(ring, upper_32_bits(offset)); | |
2417 | intel_ring_emit(ring, MI_NOOP); | |
2418 | intel_ring_advance(ring); | |
1c7a0623 BW |
2419 | |
2420 | return 0; | |
2421 | } | |
2422 | ||
d7d4eedd | 2423 | static int |
803688ba CW |
2424 | hsw_emit_bb_start(struct drm_i915_gem_request *req, |
2425 | u64 offset, u32 len, | |
2426 | unsigned int dispatch_flags) | |
d7d4eedd | 2427 | { |
7e37f889 | 2428 | struct intel_ring *ring = req->ring; |
d7d4eedd CW |
2429 | int ret; |
2430 | ||
5fb9de1a | 2431 | ret = intel_ring_begin(req, 2); |
d7d4eedd CW |
2432 | if (ret) |
2433 | return ret; | |
2434 | ||
b5321f30 | 2435 | intel_ring_emit(ring, |
77072258 | 2436 | MI_BATCH_BUFFER_START | |
8e004efc | 2437 | (dispatch_flags & I915_DISPATCH_SECURE ? |
919032ec AJ |
2438 | 0 : MI_BATCH_PPGTT_HSW | MI_BATCH_NON_SECURE_HSW) | |
2439 | (dispatch_flags & I915_DISPATCH_RS ? | |
2440 | MI_BATCH_RESOURCE_STREAMER : 0)); | |
d7d4eedd | 2441 | /* bit0-7 is the length on GEN6+ */ |
b5321f30 CW |
2442 | intel_ring_emit(ring, offset); |
2443 | intel_ring_advance(ring); | |
d7d4eedd CW |
2444 | |
2445 | return 0; | |
2446 | } | |
2447 | ||
881f47b6 | 2448 | static int |
803688ba CW |
2449 | gen6_emit_bb_start(struct drm_i915_gem_request *req, |
2450 | u64 offset, u32 len, | |
2451 | unsigned int dispatch_flags) | |
881f47b6 | 2452 | { |
7e37f889 | 2453 | struct intel_ring *ring = req->ring; |
0206e353 | 2454 | int ret; |
ab6f8e32 | 2455 | |
5fb9de1a | 2456 | ret = intel_ring_begin(req, 2); |
0206e353 AJ |
2457 | if (ret) |
2458 | return ret; | |
e1f99ce6 | 2459 | |
b5321f30 | 2460 | intel_ring_emit(ring, |
d7d4eedd | 2461 | MI_BATCH_BUFFER_START | |
8e004efc JH |
2462 | (dispatch_flags & I915_DISPATCH_SECURE ? |
2463 | 0 : MI_BATCH_NON_SECURE_I965)); | |
0206e353 | 2464 | /* bit0-7 is the length on GEN6+ */ |
b5321f30 CW |
2465 | intel_ring_emit(ring, offset); |
2466 | intel_ring_advance(ring); | |
ab6f8e32 | 2467 | |
0206e353 | 2468 | return 0; |
881f47b6 XH |
2469 | } |
2470 | ||
549f7365 CW |
2471 | /* Blitter support (SandyBridge+) */ |
2472 | ||
7c9cf4e3 | 2473 | static int gen6_ring_flush(struct drm_i915_gem_request *req, u32 mode) |
8d19215b | 2474 | { |
7e37f889 | 2475 | struct intel_ring *ring = req->ring; |
71a77e07 | 2476 | uint32_t cmd; |
b72f3acb CW |
2477 | int ret; |
2478 | ||
5fb9de1a | 2479 | ret = intel_ring_begin(req, 4); |
b72f3acb CW |
2480 | if (ret) |
2481 | return ret; | |
2482 | ||
71a77e07 | 2483 | cmd = MI_FLUSH_DW; |
c033666a | 2484 | if (INTEL_GEN(req->i915) >= 8) |
075b3bba | 2485 | cmd += 1; |
f0a1fb10 CW |
2486 | |
2487 | /* We always require a command barrier so that subsequent | |
2488 | * commands, such as breadcrumb interrupts, are strictly ordered | |
2489 | * wrt the contents of the write cache being flushed to memory | |
2490 | * (and thus being coherent from the CPU). | |
2491 | */ | |
2492 | cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; | |
2493 | ||
9a289771 JB |
2494 | /* |
2495 | * Bspec vol 1c.3 - blitter engine command streamer: | |
2496 | * "If ENABLED, all TLBs will be invalidated once the flush | |
2497 | * operation is complete. This bit is only valid when the | |
2498 | * Post-Sync Operation field is a value of 1h or 3h." | |
2499 | */ | |
7c9cf4e3 | 2500 | if (mode & EMIT_INVALIDATE) |
f0a1fb10 | 2501 | cmd |= MI_INVALIDATE_TLB; |
b5321f30 CW |
2502 | intel_ring_emit(ring, cmd); |
2503 | intel_ring_emit(ring, | |
e2f80391 | 2504 | I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT); |
c033666a | 2505 | if (INTEL_GEN(req->i915) >= 8) { |
b5321f30 CW |
2506 | intel_ring_emit(ring, 0); /* upper addr */ |
2507 | intel_ring_emit(ring, 0); /* value */ | |
075b3bba | 2508 | } else { |
b5321f30 CW |
2509 | intel_ring_emit(ring, 0); |
2510 | intel_ring_emit(ring, MI_NOOP); | |
075b3bba | 2511 | } |
b5321f30 | 2512 | intel_ring_advance(ring); |
fd3da6c9 | 2513 | |
b72f3acb | 2514 | return 0; |
8d19215b ZN |
2515 | } |
2516 | ||
d9a64610 TU |
2517 | static void intel_ring_init_semaphores(struct drm_i915_private *dev_priv, |
2518 | struct intel_engine_cs *engine) | |
2519 | { | |
db3d4019 | 2520 | struct drm_i915_gem_object *obj; |
1b9e6650 | 2521 | int ret, i; |
db3d4019 | 2522 | |
39df9190 | 2523 | if (!i915.semaphores) |
db3d4019 TU |
2524 | return; |
2525 | ||
2526 | if (INTEL_GEN(dev_priv) >= 8 && !dev_priv->semaphore_obj) { | |
91c8a326 | 2527 | obj = i915_gem_object_create(&dev_priv->drm, 4096); |
db3d4019 TU |
2528 | if (IS_ERR(obj)) { |
2529 | DRM_ERROR("Failed to allocate semaphore bo. Disabling semaphores\n"); | |
2530 | i915.semaphores = 0; | |
2531 | } else { | |
2532 | i915_gem_object_set_cache_level(obj, I915_CACHE_LLC); | |
737aac24 CW |
2533 | ret = i915_gem_object_ggtt_pin(obj, NULL, |
2534 | 0, 0, PIN_HIGH); | |
db3d4019 | 2535 | if (ret != 0) { |
f8c417cd | 2536 | i915_gem_object_put(obj); |
db3d4019 TU |
2537 | DRM_ERROR("Failed to pin semaphore bo. Disabling semaphores\n"); |
2538 | i915.semaphores = 0; | |
2539 | } else { | |
2540 | dev_priv->semaphore_obj = obj; | |
2541 | } | |
2542 | } | |
2543 | } | |
2544 | ||
39df9190 | 2545 | if (!i915.semaphores) |
d9a64610 TU |
2546 | return; |
2547 | ||
2548 | if (INTEL_GEN(dev_priv) >= 8) { | |
1b9e6650 TU |
2549 | u64 offset = i915_gem_obj_ggtt_offset(dev_priv->semaphore_obj); |
2550 | ||
ad7bdb2b | 2551 | engine->semaphore.sync_to = gen8_ring_sync_to; |
d9a64610 | 2552 | engine->semaphore.signal = gen8_xcs_signal; |
1b9e6650 TU |
2553 | |
2554 | for (i = 0; i < I915_NUM_ENGINES; i++) { | |
2555 | u64 ring_offset; | |
2556 | ||
2557 | if (i != engine->id) | |
2558 | ring_offset = offset + GEN8_SEMAPHORE_OFFSET(engine->id, i); | |
2559 | else | |
2560 | ring_offset = MI_SEMAPHORE_SYNC_INVALID; | |
2561 | ||
2562 | engine->semaphore.signal_ggtt[i] = ring_offset; | |
2563 | } | |
d9a64610 | 2564 | } else if (INTEL_GEN(dev_priv) >= 6) { |
ad7bdb2b | 2565 | engine->semaphore.sync_to = gen6_ring_sync_to; |
d9a64610 | 2566 | engine->semaphore.signal = gen6_signal; |
4b8e38a9 TU |
2567 | |
2568 | /* | |
2569 | * The current semaphore is only applied on pre-gen8 | |
2570 | * platform. And there is no VCS2 ring on the pre-gen8 | |
2571 | * platform. So the semaphore between RCS and VCS2 is | |
2572 | * initialized as INVALID. Gen8 will initialize the | |
2573 | * sema between VCS2 and RCS later. | |
2574 | */ | |
2575 | for (i = 0; i < I915_NUM_ENGINES; i++) { | |
2576 | static const struct { | |
2577 | u32 wait_mbox; | |
2578 | i915_reg_t mbox_reg; | |
2579 | } sem_data[I915_NUM_ENGINES][I915_NUM_ENGINES] = { | |
2580 | [RCS] = { | |
2581 | [VCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_RV, .mbox_reg = GEN6_VRSYNC }, | |
2582 | [BCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_RB, .mbox_reg = GEN6_BRSYNC }, | |
2583 | [VECS] = { .wait_mbox = MI_SEMAPHORE_SYNC_RVE, .mbox_reg = GEN6_VERSYNC }, | |
2584 | }, | |
2585 | [VCS] = { | |
2586 | [RCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VR, .mbox_reg = GEN6_RVSYNC }, | |
2587 | [BCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VB, .mbox_reg = GEN6_BVSYNC }, | |
2588 | [VECS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VVE, .mbox_reg = GEN6_VEVSYNC }, | |
2589 | }, | |
2590 | [BCS] = { | |
2591 | [RCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_BR, .mbox_reg = GEN6_RBSYNC }, | |
2592 | [VCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_BV, .mbox_reg = GEN6_VBSYNC }, | |
2593 | [VECS] = { .wait_mbox = MI_SEMAPHORE_SYNC_BVE, .mbox_reg = GEN6_VEBSYNC }, | |
2594 | }, | |
2595 | [VECS] = { | |
2596 | [RCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VER, .mbox_reg = GEN6_RVESYNC }, | |
2597 | [VCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VEV, .mbox_reg = GEN6_VVESYNC }, | |
2598 | [BCS] = { .wait_mbox = MI_SEMAPHORE_SYNC_VEB, .mbox_reg = GEN6_BVESYNC }, | |
2599 | }, | |
2600 | }; | |
2601 | u32 wait_mbox; | |
2602 | i915_reg_t mbox_reg; | |
2603 | ||
2604 | if (i == engine->id || i == VCS2) { | |
2605 | wait_mbox = MI_SEMAPHORE_SYNC_INVALID; | |
2606 | mbox_reg = GEN6_NOSYNC; | |
2607 | } else { | |
2608 | wait_mbox = sem_data[engine->id][i].wait_mbox; | |
2609 | mbox_reg = sem_data[engine->id][i].mbox_reg; | |
2610 | } | |
2611 | ||
2612 | engine->semaphore.mbox.wait[i] = wait_mbox; | |
2613 | engine->semaphore.mbox.signal[i] = mbox_reg; | |
2614 | } | |
d9a64610 TU |
2615 | } |
2616 | } | |
2617 | ||
ed003078 CW |
2618 | static void intel_ring_init_irq(struct drm_i915_private *dev_priv, |
2619 | struct intel_engine_cs *engine) | |
2620 | { | |
c78d6061 TU |
2621 | engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT << engine->irq_shift; |
2622 | ||
ed003078 | 2623 | if (INTEL_GEN(dev_priv) >= 8) { |
31bb59cc CW |
2624 | engine->irq_enable = gen8_irq_enable; |
2625 | engine->irq_disable = gen8_irq_disable; | |
ed003078 CW |
2626 | engine->irq_seqno_barrier = gen6_seqno_barrier; |
2627 | } else if (INTEL_GEN(dev_priv) >= 6) { | |
31bb59cc CW |
2628 | engine->irq_enable = gen6_irq_enable; |
2629 | engine->irq_disable = gen6_irq_disable; | |
ed003078 CW |
2630 | engine->irq_seqno_barrier = gen6_seqno_barrier; |
2631 | } else if (INTEL_GEN(dev_priv) >= 5) { | |
31bb59cc CW |
2632 | engine->irq_enable = gen5_irq_enable; |
2633 | engine->irq_disable = gen5_irq_disable; | |
f8973c21 | 2634 | engine->irq_seqno_barrier = gen5_seqno_barrier; |
ed003078 | 2635 | } else if (INTEL_GEN(dev_priv) >= 3) { |
31bb59cc CW |
2636 | engine->irq_enable = i9xx_irq_enable; |
2637 | engine->irq_disable = i9xx_irq_disable; | |
ed003078 | 2638 | } else { |
31bb59cc CW |
2639 | engine->irq_enable = i8xx_irq_enable; |
2640 | engine->irq_disable = i8xx_irq_disable; | |
ed003078 CW |
2641 | } |
2642 | } | |
2643 | ||
06a2fe22 TU |
2644 | static void intel_ring_default_vfuncs(struct drm_i915_private *dev_priv, |
2645 | struct intel_engine_cs *engine) | |
2646 | { | |
618e4ca7 CW |
2647 | intel_ring_init_irq(dev_priv, engine); |
2648 | intel_ring_init_semaphores(dev_priv, engine); | |
2649 | ||
1d8a1337 | 2650 | engine->init_hw = init_ring_common; |
7445a2a4 | 2651 | |
ddd66c51 | 2652 | engine->emit_request = i9xx_emit_request; |
618e4ca7 CW |
2653 | if (i915.semaphores) |
2654 | engine->emit_request = gen6_sema_emit_request; | |
ddd66c51 | 2655 | engine->submit_request = i9xx_submit_request; |
6f7bef75 CW |
2656 | |
2657 | if (INTEL_GEN(dev_priv) >= 8) | |
803688ba | 2658 | engine->emit_bb_start = gen8_emit_bb_start; |
6f7bef75 | 2659 | else if (INTEL_GEN(dev_priv) >= 6) |
803688ba | 2660 | engine->emit_bb_start = gen6_emit_bb_start; |
6f7bef75 | 2661 | else if (INTEL_GEN(dev_priv) >= 4) |
803688ba | 2662 | engine->emit_bb_start = i965_emit_bb_start; |
6f7bef75 | 2663 | else if (IS_I830(dev_priv) || IS_845G(dev_priv)) |
803688ba | 2664 | engine->emit_bb_start = i830_emit_bb_start; |
6f7bef75 | 2665 | else |
803688ba | 2666 | engine->emit_bb_start = i915_emit_bb_start; |
06a2fe22 TU |
2667 | } |
2668 | ||
8b3e2d36 | 2669 | int intel_init_render_ring_buffer(struct intel_engine_cs *engine) |
5c1143bb | 2670 | { |
8b3e2d36 | 2671 | struct drm_i915_private *dev_priv = engine->i915; |
3e78998a | 2672 | int ret; |
5c1143bb | 2673 | |
06a2fe22 TU |
2674 | intel_ring_default_vfuncs(dev_priv, engine); |
2675 | ||
61ff75ac CW |
2676 | if (HAS_L3_DPF(dev_priv)) |
2677 | engine->irq_keep_mask = GT_RENDER_L3_PARITY_ERROR_INTERRUPT; | |
f8973c21 | 2678 | |
c033666a | 2679 | if (INTEL_GEN(dev_priv) >= 8) { |
e2f80391 | 2680 | engine->init_context = intel_rcs_ctx_init; |
ddd66c51 | 2681 | engine->emit_request = gen8_render_emit_request; |
c7fe7d25 | 2682 | engine->emit_flush = gen8_render_ring_flush; |
39df9190 | 2683 | if (i915.semaphores) |
e2f80391 | 2684 | engine->semaphore.signal = gen8_rcs_signal; |
c033666a | 2685 | } else if (INTEL_GEN(dev_priv) >= 6) { |
e2f80391 | 2686 | engine->init_context = intel_rcs_ctx_init; |
c7fe7d25 | 2687 | engine->emit_flush = gen7_render_ring_flush; |
c033666a | 2688 | if (IS_GEN6(dev_priv)) |
c7fe7d25 | 2689 | engine->emit_flush = gen6_render_ring_flush; |
c033666a | 2690 | } else if (IS_GEN5(dev_priv)) { |
c7fe7d25 | 2691 | engine->emit_flush = gen4_render_ring_flush; |
59465b5f | 2692 | } else { |
c033666a | 2693 | if (INTEL_GEN(dev_priv) < 4) |
c7fe7d25 | 2694 | engine->emit_flush = gen2_render_ring_flush; |
46f0f8d1 | 2695 | else |
c7fe7d25 | 2696 | engine->emit_flush = gen4_render_ring_flush; |
e2f80391 | 2697 | engine->irq_enable_mask = I915_USER_INTERRUPT; |
1ec14ad3 | 2698 | } |
707d9cf9 | 2699 | |
c033666a | 2700 | if (IS_HASWELL(dev_priv)) |
803688ba | 2701 | engine->emit_bb_start = hsw_emit_bb_start; |
6f7bef75 | 2702 | |
e2f80391 TU |
2703 | engine->init_hw = init_render_ring; |
2704 | engine->cleanup = render_ring_cleanup; | |
59465b5f | 2705 | |
acd27845 | 2706 | ret = intel_init_ring_buffer(engine); |
99be1dfe DV |
2707 | if (ret) |
2708 | return ret; | |
2709 | ||
f8973c21 | 2710 | if (INTEL_GEN(dev_priv) >= 6) { |
56c0f1a7 | 2711 | ret = intel_engine_create_scratch(engine, 4096); |
7d5ea807 CW |
2712 | if (ret) |
2713 | return ret; | |
2714 | } else if (HAS_BROKEN_CS_TLB(dev_priv)) { | |
56c0f1a7 | 2715 | ret = intel_engine_create_scratch(engine, I830_WA_SIZE); |
99be1dfe DV |
2716 | if (ret) |
2717 | return ret; | |
2718 | } | |
2719 | ||
2720 | return 0; | |
5c1143bb XH |
2721 | } |
2722 | ||
8b3e2d36 | 2723 | int intel_init_bsd_ring_buffer(struct intel_engine_cs *engine) |
5c1143bb | 2724 | { |
8b3e2d36 | 2725 | struct drm_i915_private *dev_priv = engine->i915; |
58fa3835 | 2726 | |
06a2fe22 TU |
2727 | intel_ring_default_vfuncs(dev_priv, engine); |
2728 | ||
c033666a | 2729 | if (INTEL_GEN(dev_priv) >= 6) { |
0fd2c201 | 2730 | /* gen6 bsd needs a special wa for tail updates */ |
c033666a | 2731 | if (IS_GEN6(dev_priv)) |
c5efa1ad | 2732 | engine->submit_request = gen6_bsd_submit_request; |
c7fe7d25 | 2733 | engine->emit_flush = gen6_bsd_ring_flush; |
c78d6061 | 2734 | if (INTEL_GEN(dev_priv) < 8) |
e2f80391 | 2735 | engine->irq_enable_mask = GT_BSD_USER_INTERRUPT; |
58fa3835 | 2736 | } else { |
e2f80391 | 2737 | engine->mmio_base = BSD_RING_BASE; |
c7fe7d25 | 2738 | engine->emit_flush = bsd_ring_flush; |
8d228911 | 2739 | if (IS_GEN5(dev_priv)) |
e2f80391 | 2740 | engine->irq_enable_mask = ILK_BSD_USER_INTERRUPT; |
8d228911 | 2741 | else |
e2f80391 | 2742 | engine->irq_enable_mask = I915_BSD_USER_INTERRUPT; |
58fa3835 | 2743 | } |
58fa3835 | 2744 | |
acd27845 | 2745 | return intel_init_ring_buffer(engine); |
5c1143bb | 2746 | } |
549f7365 | 2747 | |
845f74a7 | 2748 | /** |
62659920 | 2749 | * Initialize the second BSD ring (eg. Broadwell GT3, Skylake GT3) |
845f74a7 | 2750 | */ |
8b3e2d36 | 2751 | int intel_init_bsd2_ring_buffer(struct intel_engine_cs *engine) |
845f74a7 | 2752 | { |
8b3e2d36 | 2753 | struct drm_i915_private *dev_priv = engine->i915; |
06a2fe22 TU |
2754 | |
2755 | intel_ring_default_vfuncs(dev_priv, engine); | |
2756 | ||
c7fe7d25 | 2757 | engine->emit_flush = gen6_bsd_ring_flush; |
845f74a7 | 2758 | |
acd27845 | 2759 | return intel_init_ring_buffer(engine); |
845f74a7 ZY |
2760 | } |
2761 | ||
8b3e2d36 | 2762 | int intel_init_blt_ring_buffer(struct intel_engine_cs *engine) |
549f7365 | 2763 | { |
8b3e2d36 | 2764 | struct drm_i915_private *dev_priv = engine->i915; |
06a2fe22 TU |
2765 | |
2766 | intel_ring_default_vfuncs(dev_priv, engine); | |
2767 | ||
c7fe7d25 | 2768 | engine->emit_flush = gen6_ring_flush; |
c78d6061 | 2769 | if (INTEL_GEN(dev_priv) < 8) |
e2f80391 | 2770 | engine->irq_enable_mask = GT_BLT_USER_INTERRUPT; |
549f7365 | 2771 | |
acd27845 | 2772 | return intel_init_ring_buffer(engine); |
549f7365 | 2773 | } |
a7b9761d | 2774 | |
8b3e2d36 | 2775 | int intel_init_vebox_ring_buffer(struct intel_engine_cs *engine) |
9a8a2213 | 2776 | { |
8b3e2d36 | 2777 | struct drm_i915_private *dev_priv = engine->i915; |
06a2fe22 TU |
2778 | |
2779 | intel_ring_default_vfuncs(dev_priv, engine); | |
2780 | ||
c7fe7d25 | 2781 | engine->emit_flush = gen6_ring_flush; |
abd58f01 | 2782 | |
c78d6061 | 2783 | if (INTEL_GEN(dev_priv) < 8) { |
e2f80391 | 2784 | engine->irq_enable_mask = PM_VEBOX_USER_INTERRUPT; |
31bb59cc CW |
2785 | engine->irq_enable = hsw_vebox_irq_enable; |
2786 | engine->irq_disable = hsw_vebox_irq_disable; | |
abd58f01 | 2787 | } |
9a8a2213 | 2788 | |
acd27845 | 2789 | return intel_init_ring_buffer(engine); |
9a8a2213 | 2790 | } |