]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* mga_dma.c -- DMA support for mga g200/g400 -*- linux-c -*- |
2 | * Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com | |
3 | * | |
4 | * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas. | |
5 | * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California. | |
6 | * All Rights Reserved. | |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the "Software"), | |
10 | * to deal in the Software without restriction, including without limitation | |
11 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
12 | * and/or sell copies of the Software, and to permit persons to whom the | |
13 | * Software is furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the next | |
16 | * paragraph) shall be included in all copies or substantial portions of the | |
17 | * Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
20 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
21 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
22 | * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
23 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
24 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
25 | * DEALINGS IN THE SOFTWARE. | |
6795c985 DA |
26 | */ |
27 | ||
28 | /** | |
29 | * \file mga_dma.c | |
30 | * DMA support for MGA G200 / G400. | |
b5e89ed5 | 31 | * |
6795c985 DA |
32 | * \author Rickard E. (Rik) Faith <faith@valinux.com> |
33 | * \author Jeff Hartmann <jhartmann@valinux.com> | |
34 | * \author Keith Whitwell <keith@tungstengraphics.com> | |
35 | * \author Gareth Hughes <gareth@valinux.com> | |
1da177e4 LT |
36 | */ |
37 | ||
38 | #include "drmP.h" | |
39 | #include "drm.h" | |
6795c985 | 40 | #include "drm_sarea.h" |
1da177e4 LT |
41 | #include "mga_drm.h" |
42 | #include "mga_drv.h" | |
43 | ||
44 | #define MGA_DEFAULT_USEC_TIMEOUT 10000 | |
45 | #define MGA_FREELIST_DEBUG 0 | |
46 | ||
7ccf800e DA |
47 | #define MINIMAL_CLEANUP 0 |
48 | #define FULL_CLEANUP 1 | |
eddca551 | 49 | static int mga_do_cleanup_dma(struct drm_device *dev, int full_cleanup); |
1da177e4 LT |
50 | |
51 | /* ================================================================ | |
52 | * Engine control | |
53 | */ | |
54 | ||
f2b2cb79 | 55 | int mga_do_wait_for_idle(drm_mga_private_t *dev_priv) |
1da177e4 LT |
56 | { |
57 | u32 status = 0; | |
58 | int i; | |
b5e89ed5 | 59 | DRM_DEBUG("\n"); |
1da177e4 | 60 | |
b5e89ed5 DA |
61 | for (i = 0; i < dev_priv->usec_timeout; i++) { |
62 | status = MGA_READ(MGA_STATUS) & MGA_ENGINE_IDLE_MASK; | |
63 | if (status == MGA_ENDPRDMASTS) { | |
64 | MGA_WRITE8(MGA_CRTC_INDEX, 0); | |
1da177e4 LT |
65 | return 0; |
66 | } | |
b5e89ed5 | 67 | DRM_UDELAY(1); |
1da177e4 LT |
68 | } |
69 | ||
70 | #if MGA_DMA_DEBUG | |
b5e89ed5 DA |
71 | DRM_ERROR("failed!\n"); |
72 | DRM_INFO(" status=0x%08x\n", status); | |
1da177e4 | 73 | #endif |
20caafa6 | 74 | return -EBUSY; |
1da177e4 LT |
75 | } |
76 | ||
f2b2cb79 | 77 | static int mga_do_dma_reset(drm_mga_private_t *dev_priv) |
1da177e4 LT |
78 | { |
79 | drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv; | |
80 | drm_mga_primary_buffer_t *primary = &dev_priv->prim; | |
81 | ||
b5e89ed5 | 82 | DRM_DEBUG("\n"); |
1da177e4 LT |
83 | |
84 | /* The primary DMA stream should look like new right about now. | |
85 | */ | |
86 | primary->tail = 0; | |
87 | primary->space = primary->size; | |
88 | primary->last_flush = 0; | |
89 | ||
90 | sarea_priv->last_wrap = 0; | |
91 | ||
92 | /* FIXME: Reset counters, buffer ages etc... | |
93 | */ | |
94 | ||
95 | /* FIXME: What else do we need to reinitialize? WARP stuff? | |
96 | */ | |
97 | ||
98 | return 0; | |
99 | } | |
100 | ||
101 | /* ================================================================ | |
102 | * Primary DMA stream | |
103 | */ | |
104 | ||
f2b2cb79 | 105 | void mga_do_dma_flush(drm_mga_private_t *dev_priv) |
1da177e4 LT |
106 | { |
107 | drm_mga_primary_buffer_t *primary = &dev_priv->prim; | |
108 | u32 head, tail; | |
109 | u32 status = 0; | |
110 | int i; | |
b5e89ed5 DA |
111 | DMA_LOCALS; |
112 | DRM_DEBUG("\n"); | |
113 | ||
114 | /* We need to wait so that we can do an safe flush */ | |
115 | for (i = 0; i < dev_priv->usec_timeout; i++) { | |
116 | status = MGA_READ(MGA_STATUS) & MGA_ENGINE_IDLE_MASK; | |
117 | if (status == MGA_ENDPRDMASTS) | |
118 | break; | |
119 | DRM_UDELAY(1); | |
1da177e4 LT |
120 | } |
121 | ||
b5e89ed5 DA |
122 | if (primary->tail == primary->last_flush) { |
123 | DRM_DEBUG(" bailing out...\n"); | |
1da177e4 LT |
124 | return; |
125 | } | |
126 | ||
127 | tail = primary->tail + dev_priv->primary->offset; | |
128 | ||
129 | /* We need to pad the stream between flushes, as the card | |
130 | * actually (partially?) reads the first of these commands. | |
131 | * See page 4-16 in the G400 manual, middle of the page or so. | |
132 | */ | |
b5e89ed5 | 133 | BEGIN_DMA(1); |
1da177e4 | 134 | |
b5e89ed5 DA |
135 | DMA_BLOCK(MGA_DMAPAD, 0x00000000, |
136 | MGA_DMAPAD, 0x00000000, | |
137 | MGA_DMAPAD, 0x00000000, MGA_DMAPAD, 0x00000000); | |
1da177e4 LT |
138 | |
139 | ADVANCE_DMA(); | |
140 | ||
141 | primary->last_flush = primary->tail; | |
142 | ||
b5e89ed5 | 143 | head = MGA_READ(MGA_PRIMADDRESS); |
1da177e4 | 144 | |
f2b2cb79 | 145 | if (head <= tail) |
1da177e4 | 146 | primary->space = primary->size - primary->tail; |
f2b2cb79 | 147 | else |
1da177e4 | 148 | primary->space = head - tail; |
1da177e4 | 149 | |
41c2e75e BH |
150 | DRM_DEBUG(" head = 0x%06lx\n", (unsigned long)(head - dev_priv->primary->offset)); |
151 | DRM_DEBUG(" tail = 0x%06lx\n", (unsigned long)(tail - dev_priv->primary->offset)); | |
b5e89ed5 | 152 | DRM_DEBUG(" space = 0x%06x\n", primary->space); |
1da177e4 LT |
153 | |
154 | mga_flush_write_combine(); | |
6795c985 | 155 | MGA_WRITE(MGA_PRIMEND, tail | dev_priv->dma_access); |
1da177e4 | 156 | |
b5e89ed5 | 157 | DRM_DEBUG("done.\n"); |
1da177e4 LT |
158 | } |
159 | ||
f2b2cb79 | 160 | void mga_do_dma_wrap_start(drm_mga_private_t *dev_priv) |
1da177e4 LT |
161 | { |
162 | drm_mga_primary_buffer_t *primary = &dev_priv->prim; | |
163 | u32 head, tail; | |
164 | DMA_LOCALS; | |
b5e89ed5 | 165 | DRM_DEBUG("\n"); |
1da177e4 LT |
166 | |
167 | BEGIN_DMA_WRAP(); | |
168 | ||
b5e89ed5 DA |
169 | DMA_BLOCK(MGA_DMAPAD, 0x00000000, |
170 | MGA_DMAPAD, 0x00000000, | |
171 | MGA_DMAPAD, 0x00000000, MGA_DMAPAD, 0x00000000); | |
1da177e4 LT |
172 | |
173 | ADVANCE_DMA(); | |
174 | ||
175 | tail = primary->tail + dev_priv->primary->offset; | |
176 | ||
177 | primary->tail = 0; | |
178 | primary->last_flush = 0; | |
179 | primary->last_wrap++; | |
180 | ||
b5e89ed5 | 181 | head = MGA_READ(MGA_PRIMADDRESS); |
1da177e4 | 182 | |
f2b2cb79 | 183 | if (head == dev_priv->primary->offset) |
1da177e4 | 184 | primary->space = primary->size; |
f2b2cb79 | 185 | else |
1da177e4 | 186 | primary->space = head - dev_priv->primary->offset; |
1da177e4 | 187 | |
41c2e75e | 188 | DRM_DEBUG(" head = 0x%06lx\n", (unsigned long)(head - dev_priv->primary->offset)); |
b5e89ed5 DA |
189 | DRM_DEBUG(" tail = 0x%06x\n", primary->tail); |
190 | DRM_DEBUG(" wrap = %d\n", primary->last_wrap); | |
191 | DRM_DEBUG(" space = 0x%06x\n", primary->space); | |
1da177e4 LT |
192 | |
193 | mga_flush_write_combine(); | |
6795c985 | 194 | MGA_WRITE(MGA_PRIMEND, tail | dev_priv->dma_access); |
1da177e4 | 195 | |
b5e89ed5 DA |
196 | set_bit(0, &primary->wrapped); |
197 | DRM_DEBUG("done.\n"); | |
1da177e4 LT |
198 | } |
199 | ||
f2b2cb79 | 200 | void mga_do_dma_wrap_end(drm_mga_private_t *dev_priv) |
1da177e4 LT |
201 | { |
202 | drm_mga_primary_buffer_t *primary = &dev_priv->prim; | |
203 | drm_mga_sarea_t *sarea_priv = dev_priv->sarea_priv; | |
204 | u32 head = dev_priv->primary->offset; | |
b5e89ed5 | 205 | DRM_DEBUG("\n"); |
1da177e4 LT |
206 | |
207 | sarea_priv->last_wrap++; | |
b5e89ed5 | 208 | DRM_DEBUG(" wrap = %d\n", sarea_priv->last_wrap); |
1da177e4 LT |
209 | |
210 | mga_flush_write_combine(); | |
b5e89ed5 | 211 | MGA_WRITE(MGA_PRIMADDRESS, head | MGA_DMA_GENERAL); |
1da177e4 | 212 | |
b5e89ed5 DA |
213 | clear_bit(0, &primary->wrapped); |
214 | DRM_DEBUG("done.\n"); | |
1da177e4 LT |
215 | } |
216 | ||
1da177e4 LT |
217 | /* ================================================================ |
218 | * Freelist management | |
219 | */ | |
220 | ||
f2b2cb79 | 221 | #define MGA_BUFFER_USED (~0) |
1da177e4 LT |
222 | #define MGA_BUFFER_FREE 0 |
223 | ||
224 | #if MGA_FREELIST_DEBUG | |
f2b2cb79 | 225 | static void mga_freelist_print(struct drm_device *dev) |
1da177e4 LT |
226 | { |
227 | drm_mga_private_t *dev_priv = dev->dev_private; | |
228 | drm_mga_freelist_t *entry; | |
229 | ||
b5e89ed5 DA |
230 | DRM_INFO("\n"); |
231 | DRM_INFO("current dispatch: last=0x%x done=0x%x\n", | |
232 | dev_priv->sarea_priv->last_dispatch, | |
233 | (unsigned int)(MGA_READ(MGA_PRIMADDRESS) - | |
234 | dev_priv->primary->offset)); | |
235 | DRM_INFO("current freelist:\n"); | |
236 | ||
237 | for (entry = dev_priv->head->next; entry; entry = entry->next) { | |
238 | DRM_INFO(" %p idx=%2d age=0x%x 0x%06lx\n", | |
239 | entry, entry->buf->idx, entry->age.head, | |
41c2e75e | 240 | (unsigned long)(entry->age.head - dev_priv->primary->offset)); |
1da177e4 | 241 | } |
b5e89ed5 | 242 | DRM_INFO("\n"); |
1da177e4 LT |
243 | } |
244 | #endif | |
245 | ||
f2b2cb79 | 246 | static int mga_freelist_init(struct drm_device *dev, drm_mga_private_t *dev_priv) |
1da177e4 | 247 | { |
cdd55a29 | 248 | struct drm_device_dma *dma = dev->dma; |
056219e2 | 249 | struct drm_buf *buf; |
1da177e4 LT |
250 | drm_mga_buf_priv_t *buf_priv; |
251 | drm_mga_freelist_t *entry; | |
252 | int i; | |
b5e89ed5 | 253 | DRM_DEBUG("count=%d\n", dma->buf_count); |
1da177e4 | 254 | |
9a298b2a | 255 | dev_priv->head = kzalloc(sizeof(drm_mga_freelist_t), GFP_KERNEL); |
b5e89ed5 | 256 | if (dev_priv->head == NULL) |
20caafa6 | 257 | return -ENOMEM; |
1da177e4 | 258 | |
b5e89ed5 | 259 | SET_AGE(&dev_priv->head->age, MGA_BUFFER_USED, 0); |
1da177e4 | 260 | |
b5e89ed5 | 261 | for (i = 0; i < dma->buf_count; i++) { |
1da177e4 | 262 | buf = dma->buflist[i]; |
b5e89ed5 | 263 | buf_priv = buf->dev_private; |
1da177e4 | 264 | |
9a298b2a | 265 | entry = kzalloc(sizeof(drm_mga_freelist_t), GFP_KERNEL); |
b5e89ed5 | 266 | if (entry == NULL) |
20caafa6 | 267 | return -ENOMEM; |
1da177e4 | 268 | |
1da177e4 LT |
269 | entry->next = dev_priv->head->next; |
270 | entry->prev = dev_priv->head; | |
b5e89ed5 | 271 | SET_AGE(&entry->age, MGA_BUFFER_FREE, 0); |
1da177e4 LT |
272 | entry->buf = buf; |
273 | ||
b5e89ed5 | 274 | if (dev_priv->head->next != NULL) |
1da177e4 | 275 | dev_priv->head->next->prev = entry; |
b5e89ed5 | 276 | if (entry->next == NULL) |
1da177e4 LT |
277 | dev_priv->tail = entry; |
278 | ||
279 | buf_priv->list_entry = entry; | |
280 | buf_priv->discard = 0; | |
281 | buf_priv->dispatched = 0; | |
282 | ||
283 | dev_priv->head->next = entry; | |
284 | } | |
285 | ||
286 | return 0; | |
287 | } | |
288 | ||
f2b2cb79 | 289 | static void mga_freelist_cleanup(struct drm_device *dev) |
1da177e4 LT |
290 | { |
291 | drm_mga_private_t *dev_priv = dev->dev_private; | |
292 | drm_mga_freelist_t *entry; | |
293 | drm_mga_freelist_t *next; | |
b5e89ed5 | 294 | DRM_DEBUG("\n"); |
1da177e4 LT |
295 | |
296 | entry = dev_priv->head; | |
b5e89ed5 | 297 | while (entry) { |
1da177e4 | 298 | next = entry->next; |
9a298b2a | 299 | kfree(entry); |
1da177e4 LT |
300 | entry = next; |
301 | } | |
302 | ||
303 | dev_priv->head = dev_priv->tail = NULL; | |
304 | } | |
305 | ||
306 | #if 0 | |
307 | /* FIXME: Still needed? | |
308 | */ | |
f2b2cb79 | 309 | static void mga_freelist_reset(struct drm_device *dev) |
1da177e4 | 310 | { |
cdd55a29 | 311 | struct drm_device_dma *dma = dev->dma; |
056219e2 | 312 | struct drm_buf *buf; |
1da177e4 LT |
313 | drm_mga_buf_priv_t *buf_priv; |
314 | int i; | |
315 | ||
b5e89ed5 | 316 | for (i = 0; i < dma->buf_count; i++) { |
1da177e4 | 317 | buf = dma->buflist[i]; |
b5e89ed5 DA |
318 | buf_priv = buf->dev_private; |
319 | SET_AGE(&buf_priv->list_entry->age, MGA_BUFFER_FREE, 0); | |
1da177e4 LT |
320 | } |
321 | } | |
322 | #endif | |
323 | ||
056219e2 | 324 | static struct drm_buf *mga_freelist_get(struct drm_device * dev) |
1da177e4 LT |
325 | { |
326 | drm_mga_private_t *dev_priv = dev->dev_private; | |
327 | drm_mga_freelist_t *next; | |
328 | drm_mga_freelist_t *prev; | |
329 | drm_mga_freelist_t *tail = dev_priv->tail; | |
330 | u32 head, wrap; | |
b5e89ed5 | 331 | DRM_DEBUG("\n"); |
1da177e4 | 332 | |
b5e89ed5 | 333 | head = MGA_READ(MGA_PRIMADDRESS); |
1da177e4 LT |
334 | wrap = dev_priv->sarea_priv->last_wrap; |
335 | ||
b5e89ed5 DA |
336 | DRM_DEBUG(" tail=0x%06lx %d\n", |
337 | tail->age.head ? | |
41c2e75e | 338 | (unsigned long)(tail->age.head - dev_priv->primary->offset) : 0, |
b5e89ed5 DA |
339 | tail->age.wrap); |
340 | DRM_DEBUG(" head=0x%06lx %d\n", | |
41c2e75e | 341 | (unsigned long)(head - dev_priv->primary->offset), wrap); |
1da177e4 | 342 | |
b5e89ed5 | 343 | if (TEST_AGE(&tail->age, head, wrap)) { |
1da177e4 LT |
344 | prev = dev_priv->tail->prev; |
345 | next = dev_priv->tail; | |
346 | prev->next = NULL; | |
347 | next->prev = next->next = NULL; | |
348 | dev_priv->tail = prev; | |
b5e89ed5 | 349 | SET_AGE(&next->age, MGA_BUFFER_USED, 0); |
1da177e4 LT |
350 | return next->buf; |
351 | } | |
352 | ||
b5e89ed5 | 353 | DRM_DEBUG("returning NULL!\n"); |
1da177e4 LT |
354 | return NULL; |
355 | } | |
356 | ||
f2b2cb79 | 357 | int mga_freelist_put(struct drm_device *dev, struct drm_buf *buf) |
1da177e4 LT |
358 | { |
359 | drm_mga_private_t *dev_priv = dev->dev_private; | |
360 | drm_mga_buf_priv_t *buf_priv = buf->dev_private; | |
361 | drm_mga_freelist_t *head, *entry, *prev; | |
362 | ||
b5e89ed5 | 363 | DRM_DEBUG("age=0x%06lx wrap=%d\n", |
41c2e75e BH |
364 | (unsigned long)(buf_priv->list_entry->age.head - |
365 | dev_priv->primary->offset), | |
366 | buf_priv->list_entry->age.wrap); | |
1da177e4 LT |
367 | |
368 | entry = buf_priv->list_entry; | |
369 | head = dev_priv->head; | |
370 | ||
b5e89ed5 DA |
371 | if (buf_priv->list_entry->age.head == MGA_BUFFER_USED) { |
372 | SET_AGE(&entry->age, MGA_BUFFER_FREE, 0); | |
1da177e4 LT |
373 | prev = dev_priv->tail; |
374 | prev->next = entry; | |
375 | entry->prev = prev; | |
376 | entry->next = NULL; | |
377 | } else { | |
378 | prev = head->next; | |
379 | head->next = entry; | |
380 | prev->prev = entry; | |
381 | entry->prev = head; | |
382 | entry->next = prev; | |
383 | } | |
384 | ||
385 | return 0; | |
386 | } | |
387 | ||
1da177e4 LT |
388 | /* ================================================================ |
389 | * DMA initialization, cleanup | |
390 | */ | |
391 | ||
f2b2cb79 | 392 | int mga_driver_load(struct drm_device *dev, unsigned long flags) |
6795c985 | 393 | { |
b5e89ed5 | 394 | drm_mga_private_t *dev_priv; |
52440211 | 395 | int ret; |
6795c985 | 396 | |
9a298b2a | 397 | dev_priv = kzalloc(sizeof(drm_mga_private_t), GFP_KERNEL); |
6795c985 | 398 | if (!dev_priv) |
20caafa6 | 399 | return -ENOMEM; |
6795c985 DA |
400 | |
401 | dev->dev_private = (void *)dev_priv; | |
6795c985 DA |
402 | |
403 | dev_priv->usec_timeout = MGA_DEFAULT_USEC_TIMEOUT; | |
404 | dev_priv->chipset = flags; | |
405 | ||
01d73a69 JC |
406 | dev_priv->mmio_base = pci_resource_start(dev->pdev, 1); |
407 | dev_priv->mmio_size = pci_resource_len(dev->pdev, 1); | |
22eae947 DA |
408 | |
409 | dev->counters += 3; | |
410 | dev->types[6] = _DRM_STAT_IRQ; | |
411 | dev->types[7] = _DRM_STAT_PRIMARY; | |
412 | dev->types[8] = _DRM_STAT_SECONDARY; | |
413 | ||
52440211 KP |
414 | ret = drm_vblank_init(dev, 1); |
415 | ||
416 | if (ret) { | |
417 | (void) mga_driver_unload(dev); | |
418 | return ret; | |
419 | } | |
420 | ||
6795c985 DA |
421 | return 0; |
422 | } | |
423 | ||
908f9c48 | 424 | #if __OS_HAS_AGP |
6795c985 DA |
425 | /** |
426 | * Bootstrap the driver for AGP DMA. | |
b5e89ed5 | 427 | * |
6795c985 | 428 | * \todo |
25985edc | 429 | * Investigate whether there is any benefit to storing the WARP microcode in |
6795c985 DA |
430 | * AGP memory. If not, the microcode may as well always be put in PCI |
431 | * memory. | |
432 | * | |
433 | * \todo | |
434 | * This routine needs to set dma_bs->agp_mode to the mode actually configured | |
435 | * in the hardware. Looking just at the Linux AGP driver code, I don't see | |
436 | * an easy way to determine this. | |
437 | * | |
438 | * \sa mga_do_dma_bootstrap, mga_do_pci_dma_bootstrap | |
439 | */ | |
f2b2cb79 NK |
440 | static int mga_do_agp_dma_bootstrap(struct drm_device *dev, |
441 | drm_mga_dma_bootstrap_t *dma_bs) | |
6795c985 | 442 | { |
b5e89ed5 DA |
443 | drm_mga_private_t *const dev_priv = |
444 | (drm_mga_private_t *) dev->dev_private; | |
ece2be79 | 445 | unsigned int warp_size = MGA_WARP_UCODE_SIZE; |
6795c985 | 446 | int err; |
b5e89ed5 | 447 | unsigned offset; |
6795c985 | 448 | const unsigned secondary_size = dma_bs->secondary_bin_count |
b5e89ed5 | 449 | * dma_bs->secondary_bin_size; |
6795c985 | 450 | const unsigned agp_size = (dma_bs->agp_size << 20); |
eddca551 DA |
451 | struct drm_buf_desc req; |
452 | struct drm_agp_mode mode; | |
453 | struct drm_agp_info info; | |
454 | struct drm_agp_buffer agp_req; | |
455 | struct drm_agp_binding bind_req; | |
6795c985 | 456 | |
6795c985 DA |
457 | /* Acquire AGP. */ |
458 | err = drm_agp_acquire(dev); | |
459 | if (err) { | |
7ccf800e | 460 | DRM_ERROR("Unable to acquire AGP: %d\n", err); |
6795c985 DA |
461 | return err; |
462 | } | |
463 | ||
464 | err = drm_agp_info(dev, &info); | |
465 | if (err) { | |
7ccf800e | 466 | DRM_ERROR("Unable to get AGP info: %d\n", err); |
6795c985 DA |
467 | return err; |
468 | } | |
469 | ||
470 | mode.mode = (info.mode & ~0x07) | dma_bs->agp_mode; | |
471 | err = drm_agp_enable(dev, mode); | |
472 | if (err) { | |
473 | DRM_ERROR("Unable to enable AGP (mode = 0x%lx)\n", mode.mode); | |
474 | return err; | |
475 | } | |
476 | ||
6795c985 DA |
477 | /* In addition to the usual AGP mode configuration, the G200 AGP cards |
478 | * need to have the AGP mode "manually" set. | |
479 | */ | |
480 | ||
481 | if (dev_priv->chipset == MGA_CARD_TYPE_G200) { | |
f2b2cb79 | 482 | if (mode.mode & 0x02) |
6795c985 | 483 | MGA_WRITE(MGA_AGP_PLL, MGA_AGP2XPLL_ENABLE); |
f2b2cb79 | 484 | else |
6795c985 | 485 | MGA_WRITE(MGA_AGP_PLL, MGA_AGP2XPLL_DISABLE); |
6795c985 DA |
486 | } |
487 | ||
6795c985 | 488 | /* Allocate and bind AGP memory. */ |
7ccf800e DA |
489 | agp_req.size = agp_size; |
490 | agp_req.type = 0; | |
491 | err = drm_agp_alloc(dev, &agp_req); | |
492 | if (err) { | |
493 | dev_priv->agp_size = 0; | |
6795c985 DA |
494 | DRM_ERROR("Unable to allocate %uMB AGP memory\n", |
495 | dma_bs->agp_size); | |
7ccf800e | 496 | return err; |
6795c985 | 497 | } |
bc5f4523 | 498 | |
7ccf800e DA |
499 | dev_priv->agp_size = agp_size; |
500 | dev_priv->agp_handle = agp_req.handle; | |
b5e89ed5 | 501 | |
7ccf800e DA |
502 | bind_req.handle = agp_req.handle; |
503 | bind_req.offset = 0; | |
504 | err = drm_agp_bind(dev, &bind_req); | |
6795c985 | 505 | if (err) { |
7ccf800e | 506 | DRM_ERROR("Unable to bind AGP memory: %d\n", err); |
6795c985 DA |
507 | return err; |
508 | } | |
509 | ||
11909d64 DA |
510 | /* Make drm_addbufs happy by not trying to create a mapping for less |
511 | * than a page. | |
512 | */ | |
513 | if (warp_size < PAGE_SIZE) | |
514 | warp_size = PAGE_SIZE; | |
515 | ||
6795c985 | 516 | offset = 0; |
b5e89ed5 DA |
517 | err = drm_addmap(dev, offset, warp_size, |
518 | _DRM_AGP, _DRM_READ_ONLY, &dev_priv->warp); | |
6795c985 | 519 | if (err) { |
7ccf800e | 520 | DRM_ERROR("Unable to map WARP microcode: %d\n", err); |
6795c985 DA |
521 | return err; |
522 | } | |
523 | ||
524 | offset += warp_size; | |
b5e89ed5 DA |
525 | err = drm_addmap(dev, offset, dma_bs->primary_size, |
526 | _DRM_AGP, _DRM_READ_ONLY, &dev_priv->primary); | |
6795c985 | 527 | if (err) { |
7ccf800e | 528 | DRM_ERROR("Unable to map primary DMA region: %d\n", err); |
6795c985 DA |
529 | return err; |
530 | } | |
531 | ||
532 | offset += dma_bs->primary_size; | |
b5e89ed5 DA |
533 | err = drm_addmap(dev, offset, secondary_size, |
534 | _DRM_AGP, 0, &dev->agp_buffer_map); | |
6795c985 | 535 | if (err) { |
7ccf800e | 536 | DRM_ERROR("Unable to map secondary DMA region: %d\n", err); |
6795c985 DA |
537 | return err; |
538 | } | |
539 | ||
b5e89ed5 | 540 | (void)memset(&req, 0, sizeof(req)); |
6795c985 DA |
541 | req.count = dma_bs->secondary_bin_count; |
542 | req.size = dma_bs->secondary_bin_size; | |
543 | req.flags = _DRM_AGP_BUFFER; | |
544 | req.agp_start = offset; | |
545 | ||
b5e89ed5 | 546 | err = drm_addbufs_agp(dev, &req); |
6795c985 | 547 | if (err) { |
7ccf800e | 548 | DRM_ERROR("Unable to add secondary DMA buffers: %d\n", err); |
6795c985 DA |
549 | return err; |
550 | } | |
551 | ||
7ccf800e | 552 | { |
55910517 | 553 | struct drm_map_list *_entry; |
7ccf800e | 554 | unsigned long agp_token = 0; |
bc5f4523 | 555 | |
bd1b331f | 556 | list_for_each_entry(_entry, &dev->maplist, head) { |
7ccf800e DA |
557 | if (_entry->map == dev->agp_buffer_map) |
558 | agp_token = _entry->user_token; | |
559 | } | |
560 | if (!agp_token) | |
561 | return -EFAULT; | |
562 | ||
563 | dev->agp_buffer_token = agp_token; | |
564 | } | |
565 | ||
6795c985 | 566 | offset += secondary_size; |
b5e89ed5 DA |
567 | err = drm_addmap(dev, offset, agp_size - offset, |
568 | _DRM_AGP, 0, &dev_priv->agp_textures); | |
6795c985 | 569 | if (err) { |
7ccf800e | 570 | DRM_ERROR("Unable to map AGP texture region %d\n", err); |
6795c985 DA |
571 | return err; |
572 | } | |
573 | ||
574 | drm_core_ioremap(dev_priv->warp, dev); | |
575 | drm_core_ioremap(dev_priv->primary, dev); | |
576 | drm_core_ioremap(dev->agp_buffer_map, dev); | |
577 | ||
578 | if (!dev_priv->warp->handle || | |
579 | !dev_priv->primary->handle || !dev->agp_buffer_map->handle) { | |
580 | DRM_ERROR("failed to ioremap agp regions! (%p, %p, %p)\n", | |
581 | dev_priv->warp->handle, dev_priv->primary->handle, | |
582 | dev->agp_buffer_map->handle); | |
20caafa6 | 583 | return -ENOMEM; |
6795c985 DA |
584 | } |
585 | ||
586 | dev_priv->dma_access = MGA_PAGPXFER; | |
587 | dev_priv->wagp_enable = MGA_WAGP_ENABLE; | |
588 | ||
589 | DRM_INFO("Initialized card for AGP DMA.\n"); | |
590 | return 0; | |
591 | } | |
908f9c48 | 592 | #else |
f2b2cb79 NK |
593 | static int mga_do_agp_dma_bootstrap(struct drm_device *dev, |
594 | drm_mga_dma_bootstrap_t *dma_bs) | |
908f9c48 DA |
595 | { |
596 | return -EINVAL; | |
597 | } | |
598 | #endif | |
6795c985 DA |
599 | |
600 | /** | |
601 | * Bootstrap the driver for PCI DMA. | |
b5e89ed5 | 602 | * |
6795c985 DA |
603 | * \todo |
604 | * The algorithm for decreasing the size of the primary DMA buffer could be | |
605 | * better. The size should be rounded up to the nearest page size, then | |
606 | * decrease the request size by a single page each pass through the loop. | |
607 | * | |
608 | * \todo | |
609 | * Determine whether the maximum address passed to drm_pci_alloc is correct. | |
610 | * The same goes for drm_addbufs_pci. | |
b5e89ed5 | 611 | * |
6795c985 DA |
612 | * \sa mga_do_dma_bootstrap, mga_do_agp_dma_bootstrap |
613 | */ | |
f2b2cb79 NK |
614 | static int mga_do_pci_dma_bootstrap(struct drm_device *dev, |
615 | drm_mga_dma_bootstrap_t *dma_bs) | |
6795c985 | 616 | { |
b5e89ed5 DA |
617 | drm_mga_private_t *const dev_priv = |
618 | (drm_mga_private_t *) dev->dev_private; | |
ece2be79 | 619 | unsigned int warp_size = MGA_WARP_UCODE_SIZE; |
6795c985 DA |
620 | unsigned int primary_size; |
621 | unsigned int bin_count; | |
622 | int err; | |
eddca551 | 623 | struct drm_buf_desc req; |
6795c985 | 624 | |
6795c985 DA |
625 | if (dev->dma == NULL) { |
626 | DRM_ERROR("dev->dma is NULL\n"); | |
20caafa6 | 627 | return -EFAULT; |
6795c985 DA |
628 | } |
629 | ||
11909d64 DA |
630 | /* Make drm_addbufs happy by not trying to create a mapping for less |
631 | * than a page. | |
632 | */ | |
633 | if (warp_size < PAGE_SIZE) | |
634 | warp_size = PAGE_SIZE; | |
635 | ||
6795c985 DA |
636 | /* The proper alignment is 0x100 for this mapping */ |
637 | err = drm_addmap(dev, 0, warp_size, _DRM_CONSISTENT, | |
638 | _DRM_READ_ONLY, &dev_priv->warp); | |
639 | if (err != 0) { | |
7ccf800e DA |
640 | DRM_ERROR("Unable to create mapping for WARP microcode: %d\n", |
641 | err); | |
6795c985 DA |
642 | return err; |
643 | } | |
644 | ||
645 | /* Other than the bottom two bits being used to encode other | |
646 | * information, there don't appear to be any restrictions on the | |
647 | * alignment of the primary or secondary DMA buffers. | |
648 | */ | |
649 | ||
b5e89ed5 DA |
650 | for (primary_size = dma_bs->primary_size; primary_size != 0; |
651 | primary_size >>= 1) { | |
6795c985 DA |
652 | /* The proper alignment for this mapping is 0x04 */ |
653 | err = drm_addmap(dev, 0, primary_size, _DRM_CONSISTENT, | |
654 | _DRM_READ_ONLY, &dev_priv->primary); | |
655 | if (!err) | |
656 | break; | |
657 | } | |
658 | ||
659 | if (err != 0) { | |
7ccf800e | 660 | DRM_ERROR("Unable to allocate primary DMA region: %d\n", err); |
20caafa6 | 661 | return -ENOMEM; |
6795c985 DA |
662 | } |
663 | ||
664 | if (dev_priv->primary->size != dma_bs->primary_size) { | |
665 | DRM_INFO("Primary DMA buffer size reduced from %u to %u.\n", | |
b5e89ed5 DA |
666 | dma_bs->primary_size, |
667 | (unsigned)dev_priv->primary->size); | |
6795c985 DA |
668 | dma_bs->primary_size = dev_priv->primary->size; |
669 | } | |
670 | ||
b5e89ed5 DA |
671 | for (bin_count = dma_bs->secondary_bin_count; bin_count > 0; |
672 | bin_count--) { | |
673 | (void)memset(&req, 0, sizeof(req)); | |
6795c985 DA |
674 | req.count = bin_count; |
675 | req.size = dma_bs->secondary_bin_size; | |
676 | ||
b5e89ed5 | 677 | err = drm_addbufs_pci(dev, &req); |
f2b2cb79 | 678 | if (!err) |
6795c985 | 679 | break; |
6795c985 | 680 | } |
b5e89ed5 | 681 | |
6795c985 | 682 | if (bin_count == 0) { |
7ccf800e | 683 | DRM_ERROR("Unable to add secondary DMA buffers: %d\n", err); |
6795c985 DA |
684 | return err; |
685 | } | |
686 | ||
687 | if (bin_count != dma_bs->secondary_bin_count) { | |
688 | DRM_INFO("Secondary PCI DMA buffer bin count reduced from %u " | |
689 | "to %u.\n", dma_bs->secondary_bin_count, bin_count); | |
690 | ||
691 | dma_bs->secondary_bin_count = bin_count; | |
692 | } | |
693 | ||
694 | dev_priv->dma_access = 0; | |
695 | dev_priv->wagp_enable = 0; | |
696 | ||
697 | dma_bs->agp_mode = 0; | |
698 | ||
699 | DRM_INFO("Initialized card for PCI DMA.\n"); | |
700 | return 0; | |
701 | } | |
702 | ||
f2b2cb79 NK |
703 | static int mga_do_dma_bootstrap(struct drm_device *dev, |
704 | drm_mga_dma_bootstrap_t *dma_bs) | |
6795c985 | 705 | { |
8410ea3b | 706 | const int is_agp = (dma_bs->agp_mode != 0) && drm_pci_device_is_agp(dev); |
6795c985 | 707 | int err; |
b5e89ed5 DA |
708 | drm_mga_private_t *const dev_priv = |
709 | (drm_mga_private_t *) dev->dev_private; | |
6795c985 DA |
710 | |
711 | dev_priv->used_new_dma_init = 1; | |
712 | ||
713 | /* The first steps are the same for both PCI and AGP based DMA. Map | |
714 | * the cards MMIO registers and map a status page. | |
715 | */ | |
b5e89ed5 DA |
716 | err = drm_addmap(dev, dev_priv->mmio_base, dev_priv->mmio_size, |
717 | _DRM_REGISTERS, _DRM_READ_ONLY, &dev_priv->mmio); | |
6795c985 | 718 | if (err) { |
7ccf800e | 719 | DRM_ERROR("Unable to map MMIO region: %d\n", err); |
6795c985 DA |
720 | return err; |
721 | } | |
722 | ||
b5e89ed5 DA |
723 | err = drm_addmap(dev, 0, SAREA_MAX, _DRM_SHM, |
724 | _DRM_READ_ONLY | _DRM_LOCKED | _DRM_KERNEL, | |
725 | &dev_priv->status); | |
6795c985 | 726 | if (err) { |
7ccf800e | 727 | DRM_ERROR("Unable to map status region: %d\n", err); |
6795c985 DA |
728 | return err; |
729 | } | |
730 | ||
6795c985 DA |
731 | /* The DMA initialization procedure is slightly different for PCI and |
732 | * AGP cards. AGP cards just allocate a large block of AGP memory and | |
733 | * carve off portions of it for internal uses. The remaining memory | |
734 | * is returned to user-mode to be used for AGP textures. | |
735 | */ | |
f2b2cb79 | 736 | if (is_agp) |
6795c985 | 737 | err = mga_do_agp_dma_bootstrap(dev, dma_bs); |
b5e89ed5 | 738 | |
6795c985 DA |
739 | /* If we attempted to initialize the card for AGP DMA but failed, |
740 | * clean-up any mess that may have been created. | |
741 | */ | |
742 | ||
f2b2cb79 | 743 | if (err) |
7ccf800e | 744 | mga_do_cleanup_dma(dev, MINIMAL_CLEANUP); |
6795c985 | 745 | |
6795c985 DA |
746 | /* Not only do we want to try and initialized PCI cards for PCI DMA, |
747 | * but we also try to initialized AGP cards that could not be | |
748 | * initialized for AGP DMA. This covers the case where we have an AGP | |
749 | * card in a system with an unsupported AGP chipset. In that case the | |
750 | * card will be detected as AGP, but we won't be able to allocate any | |
751 | * AGP memory, etc. | |
752 | */ | |
753 | ||
f2b2cb79 | 754 | if (!is_agp || err) |
6795c985 | 755 | err = mga_do_pci_dma_bootstrap(dev, dma_bs); |
6795c985 | 756 | |
6795c985 DA |
757 | return err; |
758 | } | |
759 | ||
c153f45f EA |
760 | int mga_dma_bootstrap(struct drm_device *dev, void *data, |
761 | struct drm_file *file_priv) | |
6795c985 | 762 | { |
c153f45f | 763 | drm_mga_dma_bootstrap_t *bootstrap = data; |
6795c985 | 764 | int err; |
7ccf800e DA |
765 | static const int modes[] = { 0, 1, 2, 2, 4, 4, 4, 4 }; |
766 | const drm_mga_private_t *const dev_priv = | |
767 | (drm_mga_private_t *) dev->dev_private; | |
6795c985 | 768 | |
c153f45f | 769 | err = mga_do_dma_bootstrap(dev, bootstrap); |
7ccf800e DA |
770 | if (err) { |
771 | mga_do_cleanup_dma(dev, FULL_CLEANUP); | |
772 | return err; | |
773 | } | |
6795c985 | 774 | |
7ccf800e | 775 | if (dev_priv->agp_textures != NULL) { |
c153f45f EA |
776 | bootstrap->texture_handle = dev_priv->agp_textures->offset; |
777 | bootstrap->texture_size = dev_priv->agp_textures->size; | |
b5e89ed5 | 778 | } else { |
c153f45f EA |
779 | bootstrap->texture_handle = 0; |
780 | bootstrap->texture_size = 0; | |
6795c985 DA |
781 | } |
782 | ||
c153f45f | 783 | bootstrap->agp_mode = modes[bootstrap->agp_mode & 0x07]; |
7ccf800e | 784 | |
6795c985 DA |
785 | return err; |
786 | } | |
787 | ||
f2b2cb79 | 788 | static int mga_do_init_dma(struct drm_device *dev, drm_mga_init_t *init) |
1da177e4 LT |
789 | { |
790 | drm_mga_private_t *dev_priv; | |
791 | int ret; | |
b5e89ed5 | 792 | DRM_DEBUG("\n"); |
1da177e4 | 793 | |
6795c985 | 794 | dev_priv = dev->dev_private; |
1da177e4 | 795 | |
f2b2cb79 | 796 | if (init->sgram) |
1da177e4 | 797 | dev_priv->clear_cmd = MGA_DWGCTL_CLEAR | MGA_ATYPE_BLK; |
f2b2cb79 | 798 | else |
1da177e4 | 799 | dev_priv->clear_cmd = MGA_DWGCTL_CLEAR | MGA_ATYPE_RSTR; |
b5e89ed5 | 800 | dev_priv->maccess = init->maccess; |
1da177e4 | 801 | |
b5e89ed5 DA |
802 | dev_priv->fb_cpp = init->fb_cpp; |
803 | dev_priv->front_offset = init->front_offset; | |
804 | dev_priv->front_pitch = init->front_pitch; | |
805 | dev_priv->back_offset = init->back_offset; | |
806 | dev_priv->back_pitch = init->back_pitch; | |
1da177e4 | 807 | |
b5e89ed5 DA |
808 | dev_priv->depth_cpp = init->depth_cpp; |
809 | dev_priv->depth_offset = init->depth_offset; | |
810 | dev_priv->depth_pitch = init->depth_pitch; | |
1da177e4 LT |
811 | |
812 | /* FIXME: Need to support AGP textures... | |
813 | */ | |
814 | dev_priv->texture_offset = init->texture_offset[0]; | |
815 | dev_priv->texture_size = init->texture_size[0]; | |
816 | ||
da509d7a | 817 | dev_priv->sarea = drm_getsarea(dev); |
6795c985 DA |
818 | if (!dev_priv->sarea) { |
819 | DRM_ERROR("failed to find sarea!\n"); | |
20caafa6 | 820 | return -EINVAL; |
1da177e4 LT |
821 | } |
822 | ||
b5e89ed5 | 823 | if (!dev_priv->used_new_dma_init) { |
11909d64 DA |
824 | |
825 | dev_priv->dma_access = MGA_PAGPXFER; | |
826 | dev_priv->wagp_enable = MGA_WAGP_ENABLE; | |
827 | ||
6795c985 DA |
828 | dev_priv->status = drm_core_findmap(dev, init->status_offset); |
829 | if (!dev_priv->status) { | |
830 | DRM_ERROR("failed to find status page!\n"); | |
20caafa6 | 831 | return -EINVAL; |
6795c985 DA |
832 | } |
833 | dev_priv->mmio = drm_core_findmap(dev, init->mmio_offset); | |
834 | if (!dev_priv->mmio) { | |
835 | DRM_ERROR("failed to find mmio region!\n"); | |
20caafa6 | 836 | return -EINVAL; |
6795c985 DA |
837 | } |
838 | dev_priv->warp = drm_core_findmap(dev, init->warp_offset); | |
839 | if (!dev_priv->warp) { | |
840 | DRM_ERROR("failed to find warp microcode region!\n"); | |
20caafa6 | 841 | return -EINVAL; |
6795c985 DA |
842 | } |
843 | dev_priv->primary = drm_core_findmap(dev, init->primary_offset); | |
844 | if (!dev_priv->primary) { | |
845 | DRM_ERROR("failed to find primary dma region!\n"); | |
20caafa6 | 846 | return -EINVAL; |
6795c985 | 847 | } |
d1f2b55a | 848 | dev->agp_buffer_token = init->buffers_offset; |
b5e89ed5 DA |
849 | dev->agp_buffer_map = |
850 | drm_core_findmap(dev, init->buffers_offset); | |
6795c985 DA |
851 | if (!dev->agp_buffer_map) { |
852 | DRM_ERROR("failed to find dma buffer region!\n"); | |
20caafa6 | 853 | return -EINVAL; |
6795c985 DA |
854 | } |
855 | ||
856 | drm_core_ioremap(dev_priv->warp, dev); | |
857 | drm_core_ioremap(dev_priv->primary, dev); | |
858 | drm_core_ioremap(dev->agp_buffer_map, dev); | |
1da177e4 LT |
859 | } |
860 | ||
861 | dev_priv->sarea_priv = | |
b5e89ed5 DA |
862 | (drm_mga_sarea_t *) ((u8 *) dev_priv->sarea->handle + |
863 | init->sarea_priv_offset); | |
1da177e4 | 864 | |
6795c985 DA |
865 | if (!dev_priv->warp->handle || |
866 | !dev_priv->primary->handle || | |
867 | ((dev_priv->dma_access != 0) && | |
868 | ((dev->agp_buffer_map == NULL) || | |
869 | (dev->agp_buffer_map->handle == NULL)))) { | |
870 | DRM_ERROR("failed to ioremap agp regions!\n"); | |
20caafa6 | 871 | return -ENOMEM; |
1da177e4 LT |
872 | } |
873 | ||
6795c985 DA |
874 | ret = mga_warp_install_microcode(dev_priv); |
875 | if (ret < 0) { | |
7ccf800e | 876 | DRM_ERROR("failed to install WARP ucode!: %d\n", ret); |
1da177e4 LT |
877 | return ret; |
878 | } | |
879 | ||
6795c985 DA |
880 | ret = mga_warp_init(dev_priv); |
881 | if (ret < 0) { | |
7ccf800e | 882 | DRM_ERROR("failed to init WARP engine!: %d\n", ret); |
1da177e4 LT |
883 | return ret; |
884 | } | |
885 | ||
b5e89ed5 | 886 | dev_priv->prim.status = (u32 *) dev_priv->status->handle; |
1da177e4 | 887 | |
b5e89ed5 | 888 | mga_do_wait_for_idle(dev_priv); |
1da177e4 LT |
889 | |
890 | /* Init the primary DMA registers. | |
891 | */ | |
b5e89ed5 | 892 | MGA_WRITE(MGA_PRIMADDRESS, dev_priv->primary->offset | MGA_DMA_GENERAL); |
1da177e4 | 893 | #if 0 |
b5e89ed5 DA |
894 | MGA_WRITE(MGA_PRIMPTR, virt_to_bus((void *)dev_priv->prim.status) | MGA_PRIMPTREN0 | /* Soft trap, SECEND, SETUPEND */ |
895 | MGA_PRIMPTREN1); /* DWGSYNC */ | |
1da177e4 LT |
896 | #endif |
897 | ||
b5e89ed5 DA |
898 | dev_priv->prim.start = (u8 *) dev_priv->primary->handle; |
899 | dev_priv->prim.end = ((u8 *) dev_priv->primary->handle | |
1da177e4 LT |
900 | + dev_priv->primary->size); |
901 | dev_priv->prim.size = dev_priv->primary->size; | |
902 | ||
903 | dev_priv->prim.tail = 0; | |
904 | dev_priv->prim.space = dev_priv->prim.size; | |
905 | dev_priv->prim.wrapped = 0; | |
906 | ||
907 | dev_priv->prim.last_flush = 0; | |
908 | dev_priv->prim.last_wrap = 0; | |
909 | ||
910 | dev_priv->prim.high_mark = 256 * DMA_BLOCK_SIZE; | |
911 | ||
912 | dev_priv->prim.status[0] = dev_priv->primary->offset; | |
913 | dev_priv->prim.status[1] = 0; | |
914 | ||
915 | dev_priv->sarea_priv->last_wrap = 0; | |
916 | dev_priv->sarea_priv->last_frame.head = 0; | |
917 | dev_priv->sarea_priv->last_frame.wrap = 0; | |
918 | ||
6795c985 DA |
919 | if (mga_freelist_init(dev, dev_priv) < 0) { |
920 | DRM_ERROR("could not initialize freelist\n"); | |
20caafa6 | 921 | return -ENOMEM; |
1da177e4 LT |
922 | } |
923 | ||
1da177e4 LT |
924 | return 0; |
925 | } | |
926 | ||
eddca551 | 927 | static int mga_do_cleanup_dma(struct drm_device *dev, int full_cleanup) |
1da177e4 | 928 | { |
6795c985 DA |
929 | int err = 0; |
930 | DRM_DEBUG("\n"); | |
1da177e4 LT |
931 | |
932 | /* Make sure interrupts are disabled here because the uninstall ioctl | |
933 | * may not have been called from userspace and after dev_private | |
934 | * is freed, it's too late. | |
935 | */ | |
b5e89ed5 DA |
936 | if (dev->irq_enabled) |
937 | drm_irq_uninstall(dev); | |
1da177e4 | 938 | |
b5e89ed5 | 939 | if (dev->dev_private) { |
1da177e4 LT |
940 | drm_mga_private_t *dev_priv = dev->dev_private; |
941 | ||
b5e89ed5 | 942 | if ((dev_priv->warp != NULL) |
11909d64 | 943 | && (dev_priv->warp->type != _DRM_CONSISTENT)) |
6795c985 DA |
944 | drm_core_ioremapfree(dev_priv->warp, dev); |
945 | ||
b5e89ed5 | 946 | if ((dev_priv->primary != NULL) |
6795c985 DA |
947 | && (dev_priv->primary->type != _DRM_CONSISTENT)) |
948 | drm_core_ioremapfree(dev_priv->primary, dev); | |
1da177e4 | 949 | |
6795c985 DA |
950 | if (dev->agp_buffer_map != NULL) |
951 | drm_core_ioremapfree(dev->agp_buffer_map, dev); | |
952 | ||
953 | if (dev_priv->used_new_dma_init) { | |
908f9c48 | 954 | #if __OS_HAS_AGP |
7ccf800e | 955 | if (dev_priv->agp_handle != 0) { |
eddca551 DA |
956 | struct drm_agp_binding unbind_req; |
957 | struct drm_agp_buffer free_req; | |
6795c985 | 958 | |
7ccf800e DA |
959 | unbind_req.handle = dev_priv->agp_handle; |
960 | drm_agp_unbind(dev, &unbind_req); | |
961 | ||
962 | free_req.handle = dev_priv->agp_handle; | |
963 | drm_agp_free(dev, &free_req); | |
bc5f4523 | 964 | |
7ccf800e DA |
965 | dev_priv->agp_textures = NULL; |
966 | dev_priv->agp_size = 0; | |
967 | dev_priv->agp_handle = 0; | |
6795c985 DA |
968 | } |
969 | ||
f2b2cb79 | 970 | if ((dev->agp != NULL) && dev->agp->acquired) |
6795c985 | 971 | err = drm_agp_release(dev); |
908f9c48 | 972 | #endif |
1da177e4 LT |
973 | } |
974 | ||
6795c985 DA |
975 | dev_priv->warp = NULL; |
976 | dev_priv->primary = NULL; | |
6795c985 DA |
977 | dev_priv->sarea = NULL; |
978 | dev_priv->sarea_priv = NULL; | |
979 | dev->agp_buffer_map = NULL; | |
980 | ||
7ccf800e DA |
981 | if (full_cleanup) { |
982 | dev_priv->mmio = NULL; | |
983 | dev_priv->status = NULL; | |
984 | dev_priv->used_new_dma_init = 0; | |
985 | } | |
986 | ||
6795c985 DA |
987 | memset(&dev_priv->prim, 0, sizeof(dev_priv->prim)); |
988 | dev_priv->warp_pipe = 0; | |
b5e89ed5 DA |
989 | memset(dev_priv->warp_pipe_phys, 0, |
990 | sizeof(dev_priv->warp_pipe_phys)); | |
6795c985 | 991 | |
f2b2cb79 | 992 | if (dev_priv->head != NULL) |
6795c985 | 993 | mga_freelist_cleanup(dev); |
1da177e4 LT |
994 | } |
995 | ||
a96ca105 | 996 | return err; |
1da177e4 LT |
997 | } |
998 | ||
c153f45f EA |
999 | int mga_dma_init(struct drm_device *dev, void *data, |
1000 | struct drm_file *file_priv) | |
1da177e4 | 1001 | { |
c153f45f | 1002 | drm_mga_init_t *init = data; |
6795c985 | 1003 | int err; |
1da177e4 | 1004 | |
6c340eac | 1005 | LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 1006 | |
c153f45f | 1007 | switch (init->func) { |
1da177e4 | 1008 | case MGA_INIT_DMA: |
c153f45f | 1009 | err = mga_do_init_dma(dev, init); |
f2b2cb79 | 1010 | if (err) |
7ccf800e | 1011 | (void)mga_do_cleanup_dma(dev, FULL_CLEANUP); |
6795c985 | 1012 | return err; |
1da177e4 | 1013 | case MGA_CLEANUP_DMA: |
7ccf800e | 1014 | return mga_do_cleanup_dma(dev, FULL_CLEANUP); |
1da177e4 LT |
1015 | } |
1016 | ||
20caafa6 | 1017 | return -EINVAL; |
1da177e4 LT |
1018 | } |
1019 | ||
1da177e4 LT |
1020 | /* ================================================================ |
1021 | * Primary DMA stream management | |
1022 | */ | |
1023 | ||
c153f45f EA |
1024 | int mga_dma_flush(struct drm_device *dev, void *data, |
1025 | struct drm_file *file_priv) | |
1da177e4 | 1026 | { |
b5e89ed5 | 1027 | drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; |
c153f45f | 1028 | struct drm_lock *lock = data; |
1da177e4 | 1029 | |
6c340eac | 1030 | LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 1031 | |
b5e89ed5 | 1032 | DRM_DEBUG("%s%s%s\n", |
c153f45f EA |
1033 | (lock->flags & _DRM_LOCK_FLUSH) ? "flush, " : "", |
1034 | (lock->flags & _DRM_LOCK_FLUSH_ALL) ? "flush all, " : "", | |
1035 | (lock->flags & _DRM_LOCK_QUIESCENT) ? "idle, " : ""); | |
1da177e4 | 1036 | |
b5e89ed5 | 1037 | WRAP_WAIT_WITH_RETURN(dev_priv); |
1da177e4 | 1038 | |
f2b2cb79 | 1039 | if (lock->flags & (_DRM_LOCK_FLUSH | _DRM_LOCK_FLUSH_ALL)) |
b5e89ed5 | 1040 | mga_do_dma_flush(dev_priv); |
1da177e4 | 1041 | |
c153f45f | 1042 | if (lock->flags & _DRM_LOCK_QUIESCENT) { |
1da177e4 | 1043 | #if MGA_DMA_DEBUG |
b5e89ed5 DA |
1044 | int ret = mga_do_wait_for_idle(dev_priv); |
1045 | if (ret < 0) | |
3e684eae | 1046 | DRM_INFO("-EBUSY\n"); |
1da177e4 LT |
1047 | return ret; |
1048 | #else | |
b5e89ed5 | 1049 | return mga_do_wait_for_idle(dev_priv); |
1da177e4 LT |
1050 | #endif |
1051 | } else { | |
1052 | return 0; | |
1053 | } | |
1054 | } | |
1055 | ||
c153f45f EA |
1056 | int mga_dma_reset(struct drm_device *dev, void *data, |
1057 | struct drm_file *file_priv) | |
1da177e4 | 1058 | { |
b5e89ed5 | 1059 | drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; |
1da177e4 | 1060 | |
6c340eac | 1061 | LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 1062 | |
b5e89ed5 | 1063 | return mga_do_dma_reset(dev_priv); |
1da177e4 LT |
1064 | } |
1065 | ||
1da177e4 LT |
1066 | /* ================================================================ |
1067 | * DMA buffer management | |
1068 | */ | |
1069 | ||
f2b2cb79 NK |
1070 | static int mga_dma_get_buffers(struct drm_device *dev, |
1071 | struct drm_file *file_priv, struct drm_dma *d) | |
1da177e4 | 1072 | { |
056219e2 | 1073 | struct drm_buf *buf; |
1da177e4 LT |
1074 | int i; |
1075 | ||
b5e89ed5 DA |
1076 | for (i = d->granted_count; i < d->request_count; i++) { |
1077 | buf = mga_freelist_get(dev); | |
1078 | if (!buf) | |
20caafa6 | 1079 | return -EAGAIN; |
1da177e4 | 1080 | |
6c340eac | 1081 | buf->file_priv = file_priv; |
1da177e4 | 1082 | |
b5e89ed5 DA |
1083 | if (DRM_COPY_TO_USER(&d->request_indices[i], |
1084 | &buf->idx, sizeof(buf->idx))) | |
20caafa6 | 1085 | return -EFAULT; |
b5e89ed5 DA |
1086 | if (DRM_COPY_TO_USER(&d->request_sizes[i], |
1087 | &buf->total, sizeof(buf->total))) | |
20caafa6 | 1088 | return -EFAULT; |
1da177e4 LT |
1089 | |
1090 | d->granted_count++; | |
1091 | } | |
1092 | return 0; | |
1093 | } | |
1094 | ||
c153f45f EA |
1095 | int mga_dma_buffers(struct drm_device *dev, void *data, |
1096 | struct drm_file *file_priv) | |
1da177e4 | 1097 | { |
cdd55a29 | 1098 | struct drm_device_dma *dma = dev->dma; |
b5e89ed5 | 1099 | drm_mga_private_t *dev_priv = (drm_mga_private_t *) dev->dev_private; |
c153f45f | 1100 | struct drm_dma *d = data; |
1da177e4 LT |
1101 | int ret = 0; |
1102 | ||
6c340eac | 1103 | LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 1104 | |
1da177e4 LT |
1105 | /* Please don't send us buffers. |
1106 | */ | |
c153f45f | 1107 | if (d->send_count != 0) { |
b5e89ed5 | 1108 | DRM_ERROR("Process %d trying to send %d buffers via drmDMA\n", |
c153f45f | 1109 | DRM_CURRENTPID, d->send_count); |
20caafa6 | 1110 | return -EINVAL; |
1da177e4 LT |
1111 | } |
1112 | ||
1113 | /* We'll send you buffers. | |
1114 | */ | |
c153f45f | 1115 | if (d->request_count < 0 || d->request_count > dma->buf_count) { |
b5e89ed5 | 1116 | DRM_ERROR("Process %d trying to get %d buffers (of %d max)\n", |
c153f45f | 1117 | DRM_CURRENTPID, d->request_count, dma->buf_count); |
20caafa6 | 1118 | return -EINVAL; |
1da177e4 LT |
1119 | } |
1120 | ||
b5e89ed5 | 1121 | WRAP_TEST_WITH_RETURN(dev_priv); |
1da177e4 | 1122 | |
c153f45f | 1123 | d->granted_count = 0; |
1da177e4 | 1124 | |
f2b2cb79 | 1125 | if (d->request_count) |
c153f45f | 1126 | ret = mga_dma_get_buffers(dev, file_priv, d); |
1da177e4 | 1127 | |
1da177e4 LT |
1128 | return ret; |
1129 | } | |
1130 | ||
6795c985 DA |
1131 | /** |
1132 | * Called just before the module is unloaded. | |
1133 | */ | |
f2b2cb79 | 1134 | int mga_driver_unload(struct drm_device *dev) |
6795c985 | 1135 | { |
9a298b2a | 1136 | kfree(dev->dev_private); |
6795c985 DA |
1137 | dev->dev_private = NULL; |
1138 | ||
1139 | return 0; | |
1140 | } | |
1141 | ||
1142 | /** | |
1143 | * Called when the last opener of the device is closed. | |
1144 | */ | |
f2b2cb79 | 1145 | void mga_driver_lastclose(struct drm_device *dev) |
1da177e4 | 1146 | { |
7ccf800e | 1147 | mga_do_cleanup_dma(dev, FULL_CLEANUP); |
1da177e4 LT |
1148 | } |
1149 | ||
f2b2cb79 | 1150 | int mga_driver_dma_quiescent(struct drm_device *dev) |
1da177e4 LT |
1151 | { |
1152 | drm_mga_private_t *dev_priv = dev->dev_private; | |
b5e89ed5 | 1153 | return mga_do_wait_for_idle(dev_priv); |
1da177e4 | 1154 | } |