]>
Commit | Line | Data |
---|---|---|
70cabe4a BS |
1 | /* |
2 | * Copyright 2012 Red Hat Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Ben Skeggs | |
23 | */ | |
24 | ||
25 | #include <engine/software.h> | |
26 | #include <engine/disp.h> | |
27 | ||
370c00f9 BS |
28 | #include <core/class.h> |
29 | ||
70cabe4a BS |
30 | #include "nv50.h" |
31 | ||
a8f8b489 BS |
32 | /******************************************************************************* |
33 | * Base display object | |
34 | ******************************************************************************/ | |
35 | ||
70cabe4a BS |
36 | static struct nouveau_oclass |
37 | nva3_disp_sclass[] = { | |
2c04ae01 BS |
38 | { NVA3_DISP_MAST_CLASS, &nv50_disp_mast_ofuncs.base }, |
39 | { NVA3_DISP_SYNC_CLASS, &nv50_disp_sync_ofuncs.base }, | |
40 | { NVA3_DISP_OVLY_CLASS, &nv50_disp_ovly_ofuncs.base }, | |
41 | { NVA3_DISP_OIMM_CLASS, &nv50_disp_oimm_ofuncs.base }, | |
42 | { NVA3_DISP_CURS_CLASS, &nv50_disp_curs_ofuncs.base }, | |
70cabe4a BS |
43 | {} |
44 | }; | |
45 | ||
d2fa7d32 | 46 | static struct nouveau_omthds |
6c5a0424 | 47 | nva3_disp_base_omthds[] = { |
d2fa7d32 | 48 | { HEAD_MTHD(NV50_DISP_SCANOUTPOS) , nv50_disp_base_scanoutpos }, |
74b66850 | 49 | { SOR_MTHD(NV50_DISP_SOR_PWR) , nv50_sor_mthd }, |
0a9e2b95 | 50 | { SOR_MTHD(NVA3_DISP_SOR_HDA_ELD) , nv50_sor_mthd }, |
1c30cd09 | 51 | { SOR_MTHD(NV84_DISP_SOR_HDMI_PWR) , nv50_sor_mthd }, |
4a230fa6 | 52 | { SOR_MTHD(NV50_DISP_SOR_LVDS_SCRIPT) , nv50_sor_mthd }, |
ebd6acbb | 53 | { SOR_MTHD(NV94_DISP_SOR_DP_PWR) , nv50_sor_mthd }, |
a2bc283f BS |
54 | { PIOR_MTHD(NV50_DISP_PIOR_PWR) , nv50_pior_mthd }, |
55 | { PIOR_MTHD(NV50_DISP_PIOR_TMDS_PWR) , nv50_pior_mthd }, | |
56 | { PIOR_MTHD(NV50_DISP_PIOR_DP_PWR) , nv50_pior_mthd }, | |
6c5a0424 BS |
57 | {}, |
58 | }; | |
59 | ||
70cabe4a BS |
60 | static struct nouveau_oclass |
61 | nva3_disp_base_oclass[] = { | |
ef22c8bb | 62 | { NVA3_DISP_CLASS, &nv50_disp_base_ofuncs, nva3_disp_base_omthds }, |
370c00f9 | 63 | {} |
70cabe4a BS |
64 | }; |
65 | ||
a8f8b489 BS |
66 | /******************************************************************************* |
67 | * Display engine implementation | |
68 | ******************************************************************************/ | |
69 | ||
70cabe4a BS |
70 | static int |
71 | nva3_disp_ctor(struct nouveau_object *parent, struct nouveau_object *engine, | |
72 | struct nouveau_oclass *oclass, void *data, u32 size, | |
73 | struct nouveau_object **pobject) | |
74 | { | |
75 | struct nv50_disp_priv *priv; | |
76 | int ret; | |
77 | ||
1d7c71a3 | 78 | ret = nouveau_disp_create(parent, engine, oclass, 2, "PDISP", |
70cabe4a BS |
79 | "display", &priv); |
80 | *pobject = nv_object(priv); | |
81 | if (ret) | |
82 | return ret; | |
83 | ||
84 | nv_engine(priv)->sclass = nva3_disp_base_oclass; | |
85 | nv_engine(priv)->cclass = &nv50_disp_cclass; | |
86 | nv_subdev(priv)->intr = nv50_disp_intr; | |
5cc027f6 | 87 | INIT_WORK(&priv->supervisor, nv50_disp_intr_supervisor); |
70cabe4a BS |
88 | priv->sclass = nva3_disp_sclass; |
89 | priv->head.nr = 2; | |
90 | priv->dac.nr = 3; | |
91 | priv->sor.nr = 4; | |
a2bc283f | 92 | priv->pior.nr = 3; |
ef22c8bb | 93 | priv->dac.power = nv50_dac_power; |
7ebb38b5 | 94 | priv->dac.sense = nv50_dac_sense; |
ef22c8bb | 95 | priv->sor.power = nv50_sor_power; |
a4feaf4e | 96 | priv->sor.hda_eld = nva3_hda_eld; |
8e9e3d2d | 97 | priv->sor.hdmi = nva3_hdmi_ctrl; |
a2bc283f | 98 | priv->pior.power = nv50_pior_power; |
70cabe4a BS |
99 | return 0; |
100 | } | |
101 | ||
a8f8b489 BS |
102 | struct nouveau_oclass * |
103 | nva3_disp_oclass = &(struct nv50_disp_impl) { | |
104 | .base.base.handle = NV_ENGINE(DISP, 0x85), | |
105 | .base.base.ofuncs = &(struct nouveau_ofuncs) { | |
70cabe4a BS |
106 | .ctor = nva3_disp_ctor, |
107 | .dtor = _nouveau_disp_dtor, | |
108 | .init = _nouveau_disp_init, | |
109 | .fini = _nouveau_disp_fini, | |
110 | }, | |
79ca2770 | 111 | .base.vblank = &nv50_disp_vblank_func, |
b8407c9e | 112 | .base.outp = nv94_disp_outp_sclass, |
d67d92c0 BS |
113 | .mthd.core = &nv94_disp_mast_mthd_chan, |
114 | .mthd.base = &nv84_disp_sync_mthd_chan, | |
115 | .mthd.ovly = &nv84_disp_ovly_mthd_chan, | |
116 | .mthd.prev = 0x000004, | |
a8f8b489 | 117 | }.base.base; |