]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/nouveau/nouveau_display.c
drm/nouveau: improve dithering properties, and implement proper auto mode
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / nouveau / nouveau_display.c
CommitLineData
6ee73861
BS
1/*
2 * Copyright (C) 2008 Maarten Maathuis.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining
6 * a copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sublicense, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the
14 * next paragraph) shall be included in all copies or substantial
15 * portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
18 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
21 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
22 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
23 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24 *
25 */
26
27#include "drmP.h"
28#include "drm_crtc_helper.h"
29#include "nouveau_drv.h"
30#include "nouveau_fb.h"
31#include "nouveau_fbcon.h"
042206c0 32#include "nouveau_hw.h"
332b242f
FJ
33#include "nouveau_crtc.h"
34#include "nouveau_dma.h"
de691855 35#include "nouveau_connector.h"
45c4e0aa 36#include "nv50_display.h"
6ee73861
BS
37
38static void
39nouveau_user_framebuffer_destroy(struct drm_framebuffer *drm_fb)
40{
41 struct nouveau_framebuffer *fb = nouveau_framebuffer(drm_fb);
6ee73861 42
bc9025bd
LB
43 if (fb->nvbo)
44 drm_gem_object_unreference_unlocked(fb->nvbo->gem);
6ee73861
BS
45
46 drm_framebuffer_cleanup(drm_fb);
47 kfree(fb);
48}
49
50static int
51nouveau_user_framebuffer_create_handle(struct drm_framebuffer *drm_fb,
52 struct drm_file *file_priv,
53 unsigned int *handle)
54{
55 struct nouveau_framebuffer *fb = nouveau_framebuffer(drm_fb);
56
57 return drm_gem_handle_create(file_priv, fb->nvbo->gem, handle);
58}
59
60static const struct drm_framebuffer_funcs nouveau_framebuffer_funcs = {
61 .destroy = nouveau_user_framebuffer_destroy,
62 .create_handle = nouveau_user_framebuffer_create_handle,
63};
64
38651674 65int
45c4e0aa
BS
66nouveau_framebuffer_init(struct drm_device *dev,
67 struct nouveau_framebuffer *nv_fb,
308e5bcb 68 struct drm_mode_fb_cmd2 *mode_cmd,
45c4e0aa 69 struct nouveau_bo *nvbo)
6ee73861 70{
45c4e0aa
BS
71 struct drm_nouveau_private *dev_priv = dev->dev_private;
72 struct drm_framebuffer *fb = &nv_fb->base;
6ee73861
BS
73 int ret;
74
45c4e0aa 75 ret = drm_framebuffer_init(dev, fb, &nouveau_framebuffer_funcs);
6ee73861 76 if (ret) {
38651674 77 return ret;
6ee73861
BS
78 }
79
45c4e0aa
BS
80 drm_helper_mode_fill_fb_struct(fb, mode_cmd);
81 nv_fb->nvbo = nvbo;
82
83 if (dev_priv->card_type >= NV_50) {
84 u32 tile_flags = nouveau_bo_tile_layout(nvbo);
85 if (tile_flags == 0x7a00 ||
86 tile_flags == 0xfe00)
87 nv_fb->r_dma = NvEvoFB32;
88 else
89 if (tile_flags == 0x7000)
90 nv_fb->r_dma = NvEvoFB16;
91 else
92 nv_fb->r_dma = NvEvoVRAM_LP;
93
94 switch (fb->depth) {
95 case 8: nv_fb->r_format = NV50_EVO_CRTC_FB_DEPTH_8; break;
96 case 15: nv_fb->r_format = NV50_EVO_CRTC_FB_DEPTH_15; break;
97 case 16: nv_fb->r_format = NV50_EVO_CRTC_FB_DEPTH_16; break;
98 case 24:
99 case 32: nv_fb->r_format = NV50_EVO_CRTC_FB_DEPTH_24; break;
100 case 30: nv_fb->r_format = NV50_EVO_CRTC_FB_DEPTH_30; break;
101 default:
102 NV_ERROR(dev, "unknown depth %d\n", fb->depth);
103 return -EINVAL;
104 }
105
106 if (dev_priv->chipset == 0x50)
107 nv_fb->r_format |= (tile_flags << 8);
108
2fad3d5e
BS
109 if (!tile_flags) {
110 if (dev_priv->card_type < NV_D0)
01f2c773 111 nv_fb->r_pitch = 0x00100000 | fb->pitches[0];
2fad3d5e 112 else
01f2c773 113 nv_fb->r_pitch = 0x01000000 | fb->pitches[0];
2fad3d5e 114 } else {
45c4e0aa
BS
115 u32 mode = nvbo->tile_mode;
116 if (dev_priv->card_type >= NV_C0)
117 mode >>= 4;
01f2c773 118 nv_fb->r_pitch = ((fb->pitches[0] / 4) << 4) | mode;
45c4e0aa
BS
119 }
120 }
121
38651674 122 return 0;
6ee73861
BS
123}
124
125static struct drm_framebuffer *
126nouveau_user_framebuffer_create(struct drm_device *dev,
127 struct drm_file *file_priv,
308e5bcb 128 struct drm_mode_fb_cmd2 *mode_cmd)
6ee73861 129{
38651674 130 struct nouveau_framebuffer *nouveau_fb;
6ee73861 131 struct drm_gem_object *gem;
38651674 132 int ret;
6ee73861 133
308e5bcb 134 gem = drm_gem_object_lookup(dev, file_priv, mode_cmd->handles[0]);
6ee73861 135 if (!gem)
cce13ff7 136 return ERR_PTR(-ENOENT);
6ee73861 137
38651674
DA
138 nouveau_fb = kzalloc(sizeof(struct nouveau_framebuffer), GFP_KERNEL);
139 if (!nouveau_fb)
cce13ff7 140 return ERR_PTR(-ENOMEM);
38651674
DA
141
142 ret = nouveau_framebuffer_init(dev, nouveau_fb, mode_cmd, nouveau_gem_object(gem));
143 if (ret) {
6ee73861 144 drm_gem_object_unreference(gem);
cce13ff7 145 return ERR_PTR(ret);
6ee73861
BS
146 }
147
38651674 148 return &nouveau_fb->base;
6ee73861
BS
149}
150
27d5030a 151static const struct drm_mode_config_funcs nouveau_mode_config_funcs = {
6ee73861 152 .fb_create = nouveau_user_framebuffer_create,
eb1f8e4f 153 .output_poll_changed = nouveau_fbcon_output_poll_changed,
6ee73861
BS
154};
155
b29caa58
BS
156
157struct drm_prop_enum_list {
de691855 158 u8 gen_mask;
b29caa58
BS
159 int type;
160 char *name;
161};
162
de691855
BS
163static struct drm_prop_enum_list underscan[] = {
164 { 2, UNDERSCAN_AUTO, "auto" },
165 { 2, UNDERSCAN_OFF, "off" },
166 { 2, UNDERSCAN_ON, "on" },
167 {}
b29caa58
BS
168};
169
de691855
BS
170static struct drm_prop_enum_list dither_mode[] = {
171 { 7, DITHERING_MODE_AUTO, "auto" },
172 { 7, DITHERING_MODE_OFF, "off" },
173 { 1, DITHERING_MODE_ON, "on" },
174 { 6, DITHERING_MODE_STATIC2X2, "static 2x2" },
175 { 6, DITHERING_MODE_DYNAMIC2X2, "dynamic 2x2" },
176 { 4, DITHERING_MODE_TEMPORAL, "temporal" },
177 {}
178};
179
180static struct drm_prop_enum_list dither_depth[] = {
181 { 6, DITHERING_DEPTH_AUTO, "auto" },
182 { 6, DITHERING_DEPTH_6BPC, "6 bpc" },
183 { 6, DITHERING_DEPTH_8BPC, "8 bpc" },
184 {}
185};
186
187#define PROP_ENUM(p,gen,n,list) do { \
188 struct drm_prop_enum_list *l = (list); \
189 int c = 0; \
190 while (l->gen_mask) { \
191 if (l->gen_mask & (1 << (gen))) \
192 c++; \
193 l++; \
194 } \
195 if (c) { \
196 p = drm_property_create(dev, DRM_MODE_PROP_ENUM, n, c); \
197 l = (list); \
198 c = 0; \
199 while (p && l->gen_mask) { \
200 if (l->gen_mask & (1 << (gen))) { \
201 drm_property_add_enum(p, c, l->type, l->name); \
202 c++; \
203 } \
204 l++; \
205 } \
206 } \
207} while(0)
208
27d5030a
BS
209int
210nouveau_display_create(struct drm_device *dev)
211{
212 struct drm_nouveau_private *dev_priv = dev->dev_private;
213 struct nouveau_display_engine *disp = &dev_priv->engine.display;
de691855 214 int ret, gen;
27d5030a
BS
215
216 drm_mode_config_init(dev);
217 drm_mode_create_scaling_mode_property(dev);
de691855
BS
218
219 if (dev_priv->card_type < NV_50)
220 gen = 0;
221 else
222 if (dev_priv->card_type < NV_D0)
223 gen = 1;
224 else
225 gen = 2;
226
227 PROP_ENUM(disp->dithering_mode, gen, "dithering mode", dither_mode);
228 PROP_ENUM(disp->dithering_depth, gen, "dithering depth", dither_depth);
229 PROP_ENUM(disp->underscan_property, gen, "underscan", underscan);
b29caa58
BS
230
231 disp->underscan_hborder_property =
232 drm_property_create(dev, DRM_MODE_PROP_RANGE,
233 "underscan hborder", 2);
234 disp->underscan_hborder_property->values[0] = 0;
235 disp->underscan_hborder_property->values[1] = 128;
236
237 disp->underscan_vborder_property =
238 drm_property_create(dev, DRM_MODE_PROP_RANGE,
239 "underscan vborder", 2);
240 disp->underscan_vborder_property->values[0] = 0;
241 disp->underscan_vborder_property->values[1] = 128;
242
27d5030a
BS
243 dev->mode_config.funcs = (void *)&nouveau_mode_config_funcs;
244 dev->mode_config.fb_base = pci_resource_start(dev->pdev, 1);
245
246 dev->mode_config.min_width = 0;
247 dev->mode_config.min_height = 0;
248 if (dev_priv->card_type < NV_10) {
249 dev->mode_config.max_width = 2048;
250 dev->mode_config.max_height = 2048;
251 } else
252 if (dev_priv->card_type < NV_50) {
253 dev->mode_config.max_width = 4096;
254 dev->mode_config.max_height = 4096;
255 } else {
256 dev->mode_config.max_width = 8192;
257 dev->mode_config.max_height = 8192;
258 }
259
260 ret = disp->create(dev);
261 if (ret)
262 return ret;
263
264 return 0;
265}
266
267void
268nouveau_display_destroy(struct drm_device *dev)
269{
270 struct drm_nouveau_private *dev_priv = dev->dev_private;
271 struct nouveau_display_engine *disp = &dev_priv->engine.display;
272
273 disp->destroy(dev);
274 drm_mode_config_cleanup(dev);
275}
276
042206c0
FJ
277int
278nouveau_vblank_enable(struct drm_device *dev, int crtc)
279{
280 struct drm_nouveau_private *dev_priv = dev->dev_private;
281
282 if (dev_priv->card_type >= NV_50)
283 nv_mask(dev, NV50_PDISPLAY_INTR_EN_1, 0,
284 NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_(crtc));
285 else
286 NVWriteCRTC(dev, crtc, NV_PCRTC_INTR_EN_0,
287 NV_PCRTC_INTR_0_VBLANK);
288
289 return 0;
290}
291
292void
293nouveau_vblank_disable(struct drm_device *dev, int crtc)
294{
295 struct drm_nouveau_private *dev_priv = dev->dev_private;
296
297 if (dev_priv->card_type >= NV_50)
298 nv_mask(dev, NV50_PDISPLAY_INTR_EN_1,
299 NV50_PDISPLAY_INTR_EN_1_VBLANK_CRTC_(crtc), 0);
300 else
301 NVWriteCRTC(dev, crtc, NV_PCRTC_INTR_EN_0, 0);
302}
332b242f
FJ
303
304static int
305nouveau_page_flip_reserve(struct nouveau_bo *old_bo,
306 struct nouveau_bo *new_bo)
307{
308 int ret;
309
310 ret = nouveau_bo_pin(new_bo, TTM_PL_FLAG_VRAM);
311 if (ret)
312 return ret;
313
314 ret = ttm_bo_reserve(&new_bo->bo, false, false, false, 0);
315 if (ret)
316 goto fail;
317
318 ret = ttm_bo_reserve(&old_bo->bo, false, false, false, 0);
319 if (ret)
320 goto fail_unreserve;
321
322 return 0;
323
324fail_unreserve:
325 ttm_bo_unreserve(&new_bo->bo);
326fail:
327 nouveau_bo_unpin(new_bo);
328 return ret;
329}
330
331static void
332nouveau_page_flip_unreserve(struct nouveau_bo *old_bo,
333 struct nouveau_bo *new_bo,
334 struct nouveau_fence *fence)
335{
336 nouveau_bo_fence(new_bo, fence);
337 ttm_bo_unreserve(&new_bo->bo);
338
339 nouveau_bo_fence(old_bo, fence);
340 ttm_bo_unreserve(&old_bo->bo);
341
342 nouveau_bo_unpin(old_bo);
343}
344
345static int
346nouveau_page_flip_emit(struct nouveau_channel *chan,
347 struct nouveau_bo *old_bo,
348 struct nouveau_bo *new_bo,
349 struct nouveau_page_flip_state *s,
350 struct nouveau_fence **pfence)
351{
bd2f2037 352 struct drm_nouveau_private *dev_priv = chan->dev->dev_private;
332b242f
FJ
353 struct drm_device *dev = chan->dev;
354 unsigned long flags;
355 int ret;
356
357 /* Queue it to the pending list */
358 spin_lock_irqsave(&dev->event_lock, flags);
359 list_add_tail(&s->head, &chan->nvsw.flip);
360 spin_unlock_irqrestore(&dev->event_lock, flags);
361
362 /* Synchronize with the old framebuffer */
363 ret = nouveau_fence_sync(old_bo->bo.sync_obj, chan);
364 if (ret)
365 goto fail;
366
367 /* Emit the pageflip */
368 ret = RING_SPACE(chan, 2);
369 if (ret)
370 goto fail;
371
bd2f2037
BS
372 if (dev_priv->card_type < NV_C0)
373 BEGIN_RING(chan, NvSubSw, NV_SW_PAGE_FLIP, 1);
374 else
375 BEGIN_NVC0(chan, 2, NvSubM2MF, 0x0500, 1);
376 OUT_RING (chan, 0);
377 FIRE_RING (chan);
332b242f
FJ
378
379 ret = nouveau_fence_new(chan, pfence, true);
380 if (ret)
381 goto fail;
382
383 return 0;
384fail:
385 spin_lock_irqsave(&dev->event_lock, flags);
386 list_del(&s->head);
387 spin_unlock_irqrestore(&dev->event_lock, flags);
388 return ret;
389}
390
391int
392nouveau_crtc_page_flip(struct drm_crtc *crtc, struct drm_framebuffer *fb,
393 struct drm_pending_vblank_event *event)
394{
395 struct drm_device *dev = crtc->dev;
396 struct drm_nouveau_private *dev_priv = dev->dev_private;
397 struct nouveau_bo *old_bo = nouveau_framebuffer(crtc->fb)->nvbo;
398 struct nouveau_bo *new_bo = nouveau_framebuffer(fb)->nvbo;
399 struct nouveau_page_flip_state *s;
400 struct nouveau_channel *chan;
401 struct nouveau_fence *fence;
402 int ret;
403
a82dd49f 404 if (!dev_priv->channel)
332b242f
FJ
405 return -ENODEV;
406
407 s = kzalloc(sizeof(*s), GFP_KERNEL);
408 if (!s)
409 return -ENOMEM;
410
411 /* Don't let the buffers go away while we flip */
412 ret = nouveau_page_flip_reserve(old_bo, new_bo);
413 if (ret)
414 goto fail_free;
415
416 /* Initialize a page flip struct */
417 *s = (struct nouveau_page_flip_state)
2503c6fa 418 { { }, event, nouveau_crtc(crtc)->index,
01f2c773 419 fb->bits_per_pixel, fb->pitches[0], crtc->x, crtc->y,
332b242f
FJ
420 new_bo->bo.offset };
421
422 /* Choose the channel the flip will be handled in */
423 chan = nouveau_fence_channel(new_bo->bo.sync_obj);
424 if (!chan)
425 chan = nouveau_channel_get_unlocked(dev_priv->channel);
426 mutex_lock(&chan->mutex);
427
428 /* Emit a page flip */
d7117e0d
BS
429 if (dev_priv->card_type >= NV_50) {
430 ret = nv50_display_flip_next(crtc, fb, chan);
431 if (ret) {
432 nouveau_channel_put(&chan);
433 goto fail_unreserve;
434 }
435 }
436
332b242f
FJ
437 ret = nouveau_page_flip_emit(chan, old_bo, new_bo, s, &fence);
438 nouveau_channel_put(&chan);
439 if (ret)
440 goto fail_unreserve;
441
442 /* Update the crtc struct and cleanup */
443 crtc->fb = fb;
444
445 nouveau_page_flip_unreserve(old_bo, new_bo, fence);
446 nouveau_fence_unref(&fence);
447 return 0;
448
449fail_unreserve:
450 nouveau_page_flip_unreserve(old_bo, new_bo, NULL);
451fail_free:
452 kfree(s);
453 return ret;
454}
455
456int
457nouveau_finish_page_flip(struct nouveau_channel *chan,
458 struct nouveau_page_flip_state *ps)
459{
460 struct drm_device *dev = chan->dev;
461 struct nouveau_page_flip_state *s;
462 unsigned long flags;
463
464 spin_lock_irqsave(&dev->event_lock, flags);
465
466 if (list_empty(&chan->nvsw.flip)) {
467 NV_ERROR(dev, "Unexpected pageflip in channel %d.\n", chan->id);
468 spin_unlock_irqrestore(&dev->event_lock, flags);
469 return -EINVAL;
470 }
471
472 s = list_first_entry(&chan->nvsw.flip,
473 struct nouveau_page_flip_state, head);
474 if (s->event) {
475 struct drm_pending_vblank_event *e = s->event;
476 struct timeval now;
477
478 do_gettimeofday(&now);
479 e->event.sequence = 0;
480 e->event.tv_sec = now.tv_sec;
481 e->event.tv_usec = now.tv_usec;
482 list_add_tail(&e->base.link, &e->base.file_priv->event_list);
483 wake_up_interruptible(&e->base.file_priv->event_wait);
484 }
485
486 list_del(&s->head);
d7117e0d
BS
487 if (ps)
488 *ps = *s;
332b242f
FJ
489 kfree(s);
490
491 spin_unlock_irqrestore(&dev->event_lock, flags);
492 return 0;
493}
33dbc27f
BS
494
495int
496nouveau_display_dumb_create(struct drm_file *file_priv, struct drm_device *dev,
497 struct drm_mode_create_dumb *args)
498{
499 struct nouveau_bo *bo;
500 int ret;
501
502 args->pitch = roundup(args->width * (args->bpp / 8), 256);
503 args->size = args->pitch * args->height;
504 args->size = roundup(args->size, PAGE_SIZE);
505
506 ret = nouveau_gem_new(dev, args->size, 0, TTM_PL_FLAG_VRAM, 0, 0, &bo);
507 if (ret)
508 return ret;
509
510 ret = drm_gem_handle_create(file_priv, bo->gem, &args->handle);
511 drm_gem_object_unreference_unlocked(bo->gem);
512 return ret;
513}
514
515int
516nouveau_display_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev,
517 uint32_t handle)
518{
519 return drm_gem_handle_delete(file_priv, handle);
520}
521
522int
523nouveau_display_dumb_map_offset(struct drm_file *file_priv,
524 struct drm_device *dev,
525 uint32_t handle, uint64_t *poffset)
526{
527 struct drm_gem_object *gem;
528
529 gem = drm_gem_object_lookup(dev, file_priv, handle);
530 if (gem) {
531 struct nouveau_bo *bo = gem->driver_private;
532 *poffset = bo->bo.addr_space_offset;
533 drm_gem_object_unreference_unlocked(gem);
534 return 0;
535 }
536
537 return -ENOENT;
538}