]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/nouveau/nouveau_drv.c
drm/nouveau/device: include the official chipset names
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / nouveau / nouveau_drv.c
CommitLineData
6ee73861
BS
1/*
2 * Copyright 2005 Stephane Marchesin.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
14 * Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 */
24
25#include <linux/console.h>
e0cd3608 26#include <linux/module.h>
6ee73861
BS
27
28#include "drmP.h"
29#include "drm.h"
30#include "drm_crtc_helper.h"
31#include "nouveau_drv.h"
2a259a3d 32#include "nouveau_abi16.h"
6ee73861
BS
33#include "nouveau_hw.h"
34#include "nouveau_fb.h"
35#include "nouveau_fbcon.h"
e193b1d4 36#include "nouveau_fence.h"
64f1c11a 37#include "nouveau_pm.h"
6ee73861 38#include "nv50_display.h"
c0077061 39#include "nouveau_acpi.h"
fce875d6 40#include "nouveau_ioctl.h"
6ee73861
BS
41
42#include "drm_pciids.h"
43
6ee73861 44MODULE_PARM_DESC(modeset, "Enable kernel modesetting");
03bc9675 45int nouveau_modeset = -1;
6ee73861 46module_param_named(modeset, nouveau_modeset, int, 0400);
6ee73861
BS
47
48MODULE_PARM_DESC(vram_notify, "Force DMA notifiers to be in VRAM");
2dfe36b1 49int nouveau_vram_notify = 0;
6ee73861
BS
50module_param_named(vram_notify, nouveau_vram_notify, int, 0400);
51
7ad2d31c
BS
52MODULE_PARM_DESC(vram_type, "Override detected VRAM type");
53char *nouveau_vram_type;
54module_param_named(vram_type, nouveau_vram_type, charp, 0400);
55
6ee73861
BS
56MODULE_PARM_DESC(duallink, "Allow dual-link TMDS (>=GeForce 8)");
57int nouveau_duallink = 1;
58module_param_named(duallink, nouveau_duallink, int, 0400);
59
60MODULE_PARM_DESC(uscript_lvds, "LVDS output script table ID (>=GeForce 8)");
61int nouveau_uscript_lvds = -1;
62module_param_named(uscript_lvds, nouveau_uscript_lvds, int, 0400);
63
64MODULE_PARM_DESC(uscript_tmds, "TMDS output script table ID (>=GeForce 8)");
65int nouveau_uscript_tmds = -1;
66module_param_named(uscript_tmds, nouveau_uscript_tmds, int, 0400);
67
a1470890
BS
68MODULE_PARM_DESC(ignorelid, "Ignore ACPI lid status");
69int nouveau_ignorelid = 0;
70module_param_named(ignorelid, nouveau_ignorelid, int, 0400);
71
0cba1b76
MK
72MODULE_PARM_DESC(force_post, "Force POST");
73int nouveau_force_post = 0;
74module_param_named(force_post, nouveau_force_post, int, 0400);
75
da647d5b
BS
76MODULE_PARM_DESC(override_conntype, "Ignore DCB connector type");
77int nouveau_override_conntype = 0;
78module_param_named(override_conntype, nouveau_override_conntype, int, 0400);
79
1a5f985c 80MODULE_PARM_DESC(tv_disable, "Disable TV-out detection");
f4053509
BS
81int nouveau_tv_disable = 0;
82module_param_named(tv_disable, nouveau_tv_disable, int, 0400);
83
6ee73861
BS
84MODULE_PARM_DESC(tv_norm, "Default TV norm.\n"
85 "\t\tSupported: PAL, PAL-M, PAL-N, PAL-Nc, NTSC-M, NTSC-J,\n"
86 "\t\t\thd480i, hd480p, hd576i, hd576p, hd720p, hd1080i.\n"
87 "\t\tDefault: PAL\n"
88 "\t\t*NOTE* Ignored for cards with external TV encoders.");
89char *nouveau_tv_norm;
90module_param_named(tv_norm, nouveau_tv_norm, charp, 0400);
91
1a5f985c 92MODULE_PARM_DESC(perflvl, "Performance level (default: boot)");
6f876986
BS
93char *nouveau_perflvl;
94module_param_named(perflvl, nouveau_perflvl, charp, 0400);
95
1a5f985c 96MODULE_PARM_DESC(perflvl_wr, "Allow perflvl changes (warning: dangerous!)");
6f876986
BS
97int nouveau_perflvl_wr;
98module_param_named(perflvl_wr, nouveau_perflvl_wr, int, 0400);
99
1a5f985c 100MODULE_PARM_DESC(msi, "Enable MSI (default: off)");
35fa2f2a
BS
101int nouveau_msi;
102module_param_named(msi, nouveau_msi, int, 0400);
103
1a5f985c 104MODULE_PARM_DESC(ctxfw, "Use external HUB/GPC ucode (fermi)");
0411de85
BS
105int nouveau_ctxfw;
106module_param_named(ctxfw, nouveau_ctxfw, int, 0400);
107
1a5f985c 108MODULE_PARM_DESC(mxmdcb, "Santise DCB table according to MXM-SIS");
b4c26818
BS
109int nouveau_mxmdcb = 1;
110module_param_named(mxmdcb, nouveau_mxmdcb, int, 0400);
111
6ee73861
BS
112int nouveau_fbpercrtc;
113#if 0
114module_param_named(fbpercrtc, nouveau_fbpercrtc, int, 0400);
115#endif
116
6ee73861
BS
117static struct drm_driver driver;
118
94580299 119int __devinit
6ee73861
BS
120nouveau_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
121{
dcdb1674 122 return drm_get_pci_dev(pdev, ent, &driver);
6ee73861
BS
123}
124
94580299 125void
6ee73861
BS
126nouveau_pci_remove(struct pci_dev *pdev)
127{
128 struct drm_device *dev = pci_get_drvdata(pdev);
129
130 drm_put_dev(dev);
131}
132
6a9ee8af 133int
6ee73861
BS
134nouveau_pci_suspend(struct pci_dev *pdev, pm_message_t pm_state)
135{
136 struct drm_device *dev = pci_get_drvdata(pdev);
6ee73861 137 struct drm_crtc *crtc;
6ee73861 138
f62b27db
BS
139 NV_INFO(dev, "Disabling display...\n");
140 nouveau_display_fini(dev);
4bfb94a1 141
81441570 142 NV_INFO(dev, "Unpinning framebuffer(s)...\n");
6ee73861
BS
143 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
144 struct nouveau_framebuffer *nouveau_fb;
145
146 nouveau_fb = nouveau_framebuffer(crtc->fb);
147 if (!nouveau_fb || !nouveau_fb->nvbo)
148 continue;
149
150 nouveau_bo_unpin(nouveau_fb->nvbo);
151 }
152
b334f2b3
MM
153 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
154 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
155
156 nouveau_bo_unmap(nv_crtc->cursor.nvbo);
157 nouveau_bo_unpin(nv_crtc->cursor.nvbo);
158 }
159
6ee73861 160 return 0;
6ee73861
BS
161}
162
6a9ee8af 163int
6ee73861
BS
164nouveau_pci_resume(struct pci_dev *pdev)
165{
166 struct drm_device *dev = pci_get_drvdata(pdev);
6ee73861 167 struct drm_crtc *crtc;
ebb945a9 168 int ret;
c88c2e06 169
6ee73861
BS
170 ret = nouveau_run_vbios_init(dev);
171 if (ret)
172 return ret;
173
6ee73861
BS
174 nouveau_irq_postinstall(dev);
175
ebb945a9 176#if 0
6ee73861
BS
177 /* Re-write SKIPS, they'll have been lost over the suspend */
178 if (nouveau_vram_pushbuf) {
179 struct nouveau_channel *chan;
180 int j;
181
c420b2dc 182 for (i = 0; i < (pfifo ? pfifo->channels : 0); i++) {
cff5c133 183 chan = dev_priv->channels.ptr[i];
3c8868d3 184 if (!chan || !chan->pushbuf_bo)
6ee73861
BS
185 continue;
186
187 for (j = 0; j < NOUVEAU_DMA_SKIPS; j++)
188 nouveau_bo_wr32(chan->pushbuf_bo, i, 0);
189 }
190 }
ebb945a9 191#endif
6ee73861 192
71d91f65
ML
193 nouveau_pm_resume(dev);
194
6ee73861
BS
195 NV_INFO(dev, "Restoring mode...\n");
196 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
197 struct nouveau_framebuffer *nouveau_fb;
198
199 nouveau_fb = nouveau_framebuffer(crtc->fb);
200 if (!nouveau_fb || !nouveau_fb->nvbo)
201 continue;
202
203 nouveau_bo_pin(nouveau_fb->nvbo, TTM_PL_FLAG_VRAM);
204 }
205
b334f2b3
MM
206 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
207 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
b334f2b3
MM
208
209 ret = nouveau_bo_pin(nv_crtc->cursor.nvbo, TTM_PL_FLAG_VRAM);
210 if (!ret)
211 ret = nouveau_bo_map(nv_crtc->cursor.nvbo);
212 if (ret)
213 NV_ERROR(dev, "Could not pin/map cursor.\n");
214 }
215
cf41d53b
BS
216 nouveau_fbcon_set_suspend(dev, 0);
217 nouveau_fbcon_zfill_all(dev);
218
f62b27db 219 nouveau_display_init(dev);
6ee73861
BS
220
221 /* Force CLUT to get re-loaded during modeset */
222 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
223 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
224
225 nv_crtc->lut.depth = 0;
226 }
227
6ee73861 228 drm_helper_resume_force_mode(dev);
38651674 229
a4eaa0a0
ML
230 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
231 struct nouveau_crtc *nv_crtc = nouveau_crtc(crtc);
232 u32 offset = nv_crtc->cursor.nvbo->bo.offset;
233
234 nv_crtc->cursor.set_offset(nv_crtc, offset);
235 nv_crtc->cursor.set_pos(nv_crtc, nv_crtc->cursor_saved_x,
236 nv_crtc->cursor_saved_y);
237 }
238
6ee73861
BS
239 return 0;
240}
241
2a259a3d
BS
242static struct drm_ioctl_desc nouveau_ioctls[] = {
243 DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_UNLOCKED|DRM_AUTH),
244 DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, nouveau_abi16_ioctl_setparam, DRM_UNLOCKED|DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
245 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_UNLOCKED|DRM_AUTH),
246 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_UNLOCKED|DRM_AUTH),
247 DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_UNLOCKED|DRM_AUTH),
248 DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_UNLOCKED|DRM_AUTH),
249 DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_UNLOCKED|DRM_AUTH),
250 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_UNLOCKED|DRM_AUTH),
251 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_UNLOCKED|DRM_AUTH),
252 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_UNLOCKED|DRM_AUTH),
253 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_UNLOCKED|DRM_AUTH),
254 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_UNLOCKED|DRM_AUTH),
255};
256
e08e96de
AV
257static const struct file_operations nouveau_driver_fops = {
258 .owner = THIS_MODULE,
259 .open = drm_open,
260 .release = drm_release,
261 .unlocked_ioctl = drm_ioctl,
262 .mmap = nouveau_ttm_mmap,
263 .poll = drm_poll,
264 .fasync = drm_fasync,
265 .read = drm_read,
266#if defined(CONFIG_COMPAT)
267 .compat_ioctl = nouveau_compat_ioctl,
268#endif
269 .llseek = noop_llseek,
270};
271
94580299
BS
272int nouveau_drm_load(struct drm_device *, unsigned long);
273int nouveau_drm_unload(struct drm_device *);
ebb945a9
BS
274int nouveau_drm_open(struct drm_device *, struct drm_file *);
275void nouveau_drm_preclose(struct drm_device *dev, struct drm_file *);
276void nouveau_drm_postclose(struct drm_device *, struct drm_file *);
94580299 277
6ee73861
BS
278static struct drm_driver driver = {
279 .driver_features =
280 DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
cd0b072f 281 DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM |
22b33e8e 282 DRIVER_MODESET | DRIVER_PRIME,
94580299 283 .load = nouveau_drm_load,
6ee73861
BS
284 .firstopen = nouveau_firstopen,
285 .lastclose = nouveau_lastclose,
94580299 286 .unload = nouveau_drm_unload,
ebb945a9
BS
287 .open = nouveau_drm_open,
288 .preclose = nouveau_drm_preclose,
289 .postclose = nouveau_drm_postclose,
6ee73861
BS
290 .irq_preinstall = nouveau_irq_preinstall,
291 .irq_postinstall = nouveau_irq_postinstall,
292 .irq_uninstall = nouveau_irq_uninstall,
293 .irq_handler = nouveau_irq_handler,
042206c0
FJ
294 .get_vblank_counter = drm_vblank_count,
295 .enable_vblank = nouveau_vblank_enable,
296 .disable_vblank = nouveau_vblank_disable,
6ee73861 297 .ioctls = nouveau_ioctls,
e08e96de 298 .fops = &nouveau_driver_fops,
22b33e8e
DA
299
300 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
301 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
302 .gem_prime_export = nouveau_gem_prime_export,
303 .gem_prime_import = nouveau_gem_prime_import,
304
6ee73861
BS
305 .gem_init_object = nouveau_gem_object_new,
306 .gem_free_object = nouveau_gem_object_del,
639212d0
BS
307 .gem_open_object = nouveau_gem_object_open,
308 .gem_close_object = nouveau_gem_object_close,
6ee73861 309
33dbc27f
BS
310 .dumb_create = nouveau_display_dumb_create,
311 .dumb_map_offset = nouveau_display_dumb_map_offset,
312 .dumb_destroy = nouveau_display_dumb_destroy,
313
6ee73861
BS
314 .name = DRIVER_NAME,
315 .desc = DRIVER_DESC,
316#ifdef GIT_REVISION
317 .date = GIT_REVISION,
318#else
319 .date = DRIVER_DATE,
320#endif
321 .major = DRIVER_MAJOR,
322 .minor = DRIVER_MINOR,
323 .patchlevel = DRIVER_PATCHLEVEL,
324};
325
94580299 326int __init nouveau_init(struct pci_driver *pdrv)
6ee73861 327{
2a259a3d 328 driver.num_ioctls = ARRAY_SIZE(nouveau_ioctls);
6ee73861
BS
329
330 if (nouveau_modeset == -1) {
331#ifdef CONFIG_VGA_CONSOLE
332 if (vgacon_text_force())
333 nouveau_modeset = 0;
334 else
335#endif
336 nouveau_modeset = 1;
337 }
338
cd0b072f
BS
339 if (!nouveau_modeset)
340 return 0;
6ee73861 341
cd0b072f 342 nouveau_register_dsm_handler();
94580299 343 return drm_pci_init(&driver, pdrv);
6ee73861
BS
344}
345
94580299 346void __exit nouveau_exit(struct pci_driver *pdrv)
6ee73861 347{
cd0b072f
BS
348 if (!nouveau_modeset)
349 return;
350
94580299 351 drm_pci_exit(&driver, pdrv);
6a9ee8af 352 nouveau_unregister_dsm_handler();
6ee73861 353}