]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/nouveau/nouveau_drv.h
drm/nouveau: consolidate handling of dma mask
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / nouveau / nouveau_drv.h
CommitLineData
4dc28134
BS
1#ifndef __NOUVEAU_DRV_H__
2#define __NOUVEAU_DRV_H__
94580299 3
77145f1c
BS
4#define DRIVER_AUTHOR "Nouveau Project"
5#define DRIVER_EMAIL "nouveau@lists.freedesktop.org"
6
7#define DRIVER_NAME "nouveau"
451b58d2 8#define DRIVER_DESC "nVidia Riva/TNT/GeForce/Quadro/Tesla/Tegra K1+"
77145f1c
BS
9#define DRIVER_DATE "20120801"
10
11#define DRIVER_MAJOR 1
a3c1ff87 12#define DRIVER_MINOR 3
79ef5dca 13#define DRIVER_PATCHLEVEL 1
142c21b8
CB
14
15/*
16 * 1.1.1:
17 * - added support for tiled system memory buffer objects
18 * - added support for NOUVEAU_GETPARAM_GRAPH_UNITS on [nvc0,nve0].
19 * - added support for compressed memory storage types on [nvc0,nve0].
20 * - added support for software methods 0x600,0x644,0x6ac on nvc0
21 * to control registers on the MPs to enable performance counters,
22 * and to control the warp error enable mask (OpenGL requires out of
23 * bounds access to local memory to be silently ignored / return 0).
7820e5ee
MK
24 * 1.1.2:
25 * - fixes multiple bugs in flip completion events and timestamping
27111a23
BS
26 * 1.2.0:
27 * - object api exposed to userspace
28 * - fermi,kepler,maxwell zbc
055dffdf
ML
29 * 1.2.1:
30 * - allow concurrent access to bo's mapped read/write.
82452755
BS
31 * 1.2.2:
32 * - add NOUVEAU_GEM_DOMAIN_COHERENT flag
a3c1ff87
BS
33 * 1.3.0:
34 * - NVIF ABI modified, safe because only (current) users are test
35 * programs that get directly linked with NVKM.
79ef5dca
BS
36 * 1.3.1:
37 * - implemented limited ABI16/NVIF interop
142c21b8 38 */
77145f1c 39
3a6536c5
HG
40#include <linux/notifier.h>
41
0ad72863
BS
42#include <nvif/client.h>
43#include <nvif/device.h>
f5e55187 44#include <nvif/ioctl.h>
01670a79 45#include <nvif/mmu.h>
0ad72863 46
ae95621b 47#include <drm/drmP.h>
94580299 48
612a9aab
LT
49#include <drm/ttm/ttm_bo_api.h>
50#include <drm/ttm/ttm_bo_driver.h>
51#include <drm/ttm/ttm_placement.h>
52#include <drm/ttm/ttm_memory.h>
53#include <drm/ttm/ttm_module.h>
54#include <drm/ttm/ttm_page_alloc.h>
ebb945a9 55
a4e610b5
BS
56#include "uapi/drm/nouveau_drm.h"
57
ebb945a9 58struct nouveau_channel;
8ba9ff11 59struct platform_device;
ebb945a9
BS
60
61#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
62
ebb945a9 63#include "nouveau_fence.h"
77145f1c 64#include "nouveau_bios.h"
24e8375b 65#include "nouveau_vmm.h"
ebb945a9
BS
66
67struct nouveau_drm_tile {
68 struct nouveau_fence *fence;
69 bool used;
70};
71
0ad72863 72enum nouveau_drm_object_route {
f5e55187 73 NVDRM_OBJECT_NVIF = NVIF_IOCTL_V0_OWNER_NVIF,
0ad72863
BS
74 NVDRM_OBJECT_USIF,
75 NVDRM_OBJECT_ABI16,
f5e55187 76 NVDRM_OBJECT_ANY = NVIF_IOCTL_V0_OWNER_ANY,
0ad72863
BS
77};
78
79enum nouveau_drm_notify_route {
80 NVDRM_NOTIFY_NVIF = 0,
81 NVDRM_NOTIFY_USIF
82};
83
94580299 84enum nouveau_drm_handle {
26fdd78c 85 NVDRM_CHAN = 0xcccc0000, /* |= client chid */
69a6146d 86 NVDRM_NVSW = 0x55550000,
94580299
BS
87};
88
89struct nouveau_cli {
0ad72863 90 struct nvif_client base;
e75c091b 91 struct nouveau_drm *drm;
20d8a88e
BS
92 struct mutex mutex;
93
1167c6bc 94 struct nvif_device device;
01670a79 95 struct nvif_mmu mmu;
24e8375b 96 struct nouveau_vmm vmm;
1167c6bc 97
24e8375b 98 struct nvkm_vm *vm;
94580299 99 struct list_head head;
ebb945a9 100 void *abi16;
27111a23
BS
101 struct list_head objects;
102 struct list_head notifys;
9ad97ede 103 char name[32];
cb7e88e7
BS
104
105 struct mutex lock;
94580299
BS
106};
107
ebb945a9
BS
108static inline struct nouveau_cli *
109nouveau_cli(struct drm_file *fpriv)
110{
111 return fpriv ? fpriv->driver_priv : NULL;
112}
113
967e7bde 114#include <nvif/object.h>
967e7bde 115#include <nvif/device.h>
db2bec18 116
94580299 117struct nouveau_drm {
cb7e88e7 118 struct nouveau_cli master;
94580299
BS
119 struct nouveau_cli client;
120 struct drm_device *dev;
121
94580299 122 struct list_head clients;
cb75d97e
BS
123
124 struct {
340b0e7c 125 struct agp_bridge_data *bridge;
cb75d97e
BS
126 u32 base;
127 u32 size;
340b0e7c 128 bool cma;
cb75d97e 129 } agp;
ebb945a9
BS
130
131 /* TTM interface support */
132 struct {
133 struct drm_global_reference mem_global_ref;
134 struct ttm_bo_global_ref bo_global_ref;
135 struct ttm_bo_device bdev;
136 atomic_t validate_sequence;
137 int (*move)(struct nouveau_channel *,
138 struct ttm_buffer_object *,
139 struct ttm_mem_reg *, struct ttm_mem_reg *);
1bb3f6a2 140 struct nouveau_channel *chan;
0ad72863 141 struct nvif_object copy;
ebb945a9
BS
142 int mtrr;
143 } ttm;
144
145 /* GEM interface support */
146 struct {
147 u64 vram_available;
148 u64 gart_available;
149 } gem;
150
151 /* synchronisation */
152 void *fence;
153
154 /* context for accelerated drm-internal operations */
49981046 155 struct nouveau_channel *cechan;
ebb945a9 156 struct nouveau_channel *channel;
be83cd4e 157 struct nvkm_gpuobj *notify;
ebb945a9 158 struct nouveau_fbdev *fbcon;
0ad72863
BS
159 struct nvif_object nvsw;
160 struct nvif_object ntfy;
898a2b32 161 struct nvif_notify flip;
ebb945a9
BS
162
163 /* nv10-nv40 tiling regions */
164 struct {
165 struct nouveau_drm_tile reg[15];
166 spinlock_t lock;
167 } tile;
51a3d342 168
77145f1c
BS
169 /* modesetting */
170 struct nvbios vbios;
171 struct nouveau_display *display;
51a3d342 172 struct backlight_device *backlight;
db1a0ae2 173 struct list_head bl_connectors;
81280d0e 174 struct work_struct hpd_work;
15266ae3
LP
175 struct work_struct fbcon_work;
176 int fbcon_new_state;
3a6536c5
HG
177#ifdef CONFIG_ACPI
178 struct notifier_block acpi_nb;
3a6536c5 179#endif
77145f1c
BS
180
181 /* power management */
b9ed919f 182 struct nouveau_hwmon *hwmon;
b126a200 183 struct nouveau_debugfs *debugfs;
5addcf0a 184
8d021d71
MP
185 /* led management */
186 struct nouveau_led *led;
187
5addcf0a
DA
188 /* display power reference */
189 bool have_disp_power_ref;
190
191 struct dev_pm_domain vga_pm_domain;
192 struct pci_dev *hdmi_device;
94580299
BS
193};
194
ebb945a9
BS
195static inline struct nouveau_drm *
196nouveau_drm(struct drm_device *dev)
197{
77145f1c
BS
198 return dev->dev_private;
199}
200
2d8b9ccb
DA
201int nouveau_pmops_suspend(struct device *);
202int nouveau_pmops_resume(struct device *);
321f5c5f 203bool nouveau_pmops_runtime(void);
94580299 204
e396ecd1
AC
205#include <nvkm/core/tegra.h>
206
8ba9ff11 207struct drm_device *
e396ecd1
AC
208nouveau_platform_device_create(const struct nvkm_device_tegra_func *,
209 struct platform_device *, struct nvkm_device **);
8ba9ff11
AC
210void nouveau_drm_device_remove(struct drm_device *dev);
211
fa2bade9
BS
212#define NV_PRINTK(l,c,f,a...) do { \
213 struct nouveau_cli *_cli = (c); \
e75c091b 214 dev_##l(_cli->drm->dev->dev, "%s: "f, _cli->name, ##a); \
fa2bade9 215} while(0)
9ad97ede
BS
216#define NV_FATAL(drm,f,a...) NV_PRINTK(crit, &(drm)->client, f, ##a)
217#define NV_ERROR(drm,f,a...) NV_PRINTK(err, &(drm)->client, f, ##a)
fa2bade9
BS
218#define NV_WARN(drm,f,a...) NV_PRINTK(warn, &(drm)->client, f, ##a)
219#define NV_INFO(drm,f,a...) NV_PRINTK(info, &(drm)->client, f, ##a)
9ad97ede
BS
220#define NV_DEBUG(drm,f,a...) do { \
221 if (unlikely(drm_debug & DRM_UT_DRIVER)) \
222 NV_PRINTK(info, &(drm)->client, f, ##a); \
223} while(0)
3dbd036b
BS
224#define NV_ATOMIC(drm,f,a...) do { \
225 if (unlikely(drm_debug & DRM_UT_ATOMIC)) \
226 NV_PRINTK(info, &(drm)->client, f, ##a); \
227} while(0)
94580299 228
9430738d
BS
229extern int nouveau_modeset;
230
94580299 231#endif