]>
Commit | Line | Data |
---|---|---|
6ee73861 BS |
1 | /* |
2 | * Copyright 2005 Stephane Marchesin. | |
3 | * All Rights Reserved. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | #ifndef __NOUVEAU_DRV_H__ | |
26 | #define __NOUVEAU_DRV_H__ | |
27 | ||
28 | #define DRIVER_AUTHOR "Stephane Marchesin" | |
29 | #define DRIVER_EMAIL "dri-devel@lists.sourceforge.net" | |
30 | ||
31 | #define DRIVER_NAME "nouveau" | |
32 | #define DRIVER_DESC "nVidia Riva/TNT/GeForce" | |
33 | #define DRIVER_DATE "20090420" | |
34 | ||
35 | #define DRIVER_MAJOR 0 | |
36 | #define DRIVER_MINOR 0 | |
a1606a95 | 37 | #define DRIVER_PATCHLEVEL 16 |
6ee73861 BS |
38 | |
39 | #define NOUVEAU_FAMILY 0x0000FFFF | |
40 | #define NOUVEAU_FLAGS 0xFFFF0000 | |
41 | ||
42 | #include "ttm/ttm_bo_api.h" | |
43 | #include "ttm/ttm_bo_driver.h" | |
44 | #include "ttm/ttm_placement.h" | |
45 | #include "ttm/ttm_memory.h" | |
46 | #include "ttm/ttm_module.h" | |
47 | ||
48 | struct nouveau_fpriv { | |
3f0a68d8 | 49 | spinlock_t lock; |
e8a863c1 | 50 | struct list_head channels; |
fe32b16e | 51 | struct nouveau_vm *vm; |
6ee73861 BS |
52 | }; |
53 | ||
3f0a68d8 BS |
54 | static inline struct nouveau_fpriv * |
55 | nouveau_fpriv(struct drm_file *file_priv) | |
56 | { | |
57 | return file_priv ? file_priv->driver_priv : NULL; | |
58 | } | |
59 | ||
6ee73861 BS |
60 | #define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT) |
61 | ||
62 | #include "nouveau_drm.h" | |
63 | #include "nouveau_reg.h" | |
64 | #include "nouveau_bios.h" | |
274fec93 | 65 | #include "nouveau_util.h" |
f869ef88 | 66 | |
054b93e4 | 67 | struct nouveau_grctx; |
d5f42394 | 68 | struct nouveau_mem; |
f869ef88 | 69 | #include "nouveau_vm.h" |
6ee73861 BS |
70 | |
71 | #define MAX_NUM_DCB_ENTRIES 16 | |
72 | ||
73 | #define NOUVEAU_MAX_CHANNEL_NR 128 | |
a0af9add | 74 | #define NOUVEAU_MAX_TILE_NR 15 |
6ee73861 | 75 | |
d5f42394 | 76 | struct nouveau_mem { |
573a2a37 BS |
77 | struct drm_device *dev; |
78 | ||
f869ef88 | 79 | struct nouveau_vma bar_vma; |
d2f96666 | 80 | struct nouveau_vma vma[2]; |
4c74eb7f | 81 | u8 page_shift; |
f869ef88 | 82 | |
8f7286f8 | 83 | struct drm_mm_node *tag; |
573a2a37 | 84 | struct list_head regions; |
26c0c9e3 | 85 | dma_addr_t *pages; |
573a2a37 BS |
86 | u32 memtype; |
87 | u64 offset; | |
88 | u64 size; | |
89 | }; | |
90 | ||
a0af9add | 91 | struct nouveau_tile_reg { |
a0af9add | 92 | bool used; |
a5cf68b0 FJ |
93 | uint32_t addr; |
94 | uint32_t limit; | |
95 | uint32_t pitch; | |
87a326a3 FJ |
96 | uint32_t zcomp; |
97 | struct drm_mm_node *tag_mem; | |
a5cf68b0 | 98 | struct nouveau_fence *fence; |
a0af9add FJ |
99 | }; |
100 | ||
6ee73861 BS |
101 | struct nouveau_bo { |
102 | struct ttm_buffer_object bo; | |
103 | struct ttm_placement placement; | |
db5c8e29 | 104 | u32 valid_domains; |
6ee73861 | 105 | u32 placements[3]; |
78ad0f7b | 106 | u32 busy_placements[3]; |
6ee73861 BS |
107 | struct ttm_bo_kmap_obj kmap; |
108 | struct list_head head; | |
109 | ||
110 | /* protected by ttm_bo_reserve() */ | |
111 | struct drm_file *reserved_by; | |
112 | struct list_head entry; | |
113 | int pbbo_index; | |
a1606a95 | 114 | bool validate_mapped; |
6ee73861 BS |
115 | |
116 | struct nouveau_channel *channel; | |
117 | ||
fd2871af | 118 | struct list_head vma_list; |
f91bac5b | 119 | unsigned page_shift; |
6ee73861 BS |
120 | |
121 | uint32_t tile_mode; | |
122 | uint32_t tile_flags; | |
a0af9add | 123 | struct nouveau_tile_reg *tile; |
6ee73861 BS |
124 | |
125 | struct drm_gem_object *gem; | |
6ee73861 BS |
126 | int pin_refcnt; |
127 | }; | |
128 | ||
f13b3263 FJ |
129 | #define nouveau_bo_tile_layout(nvbo) \ |
130 | ((nvbo)->tile_flags & NOUVEAU_GEM_TILE_LAYOUT_MASK) | |
131 | ||
6ee73861 BS |
132 | static inline struct nouveau_bo * |
133 | nouveau_bo(struct ttm_buffer_object *bo) | |
134 | { | |
135 | return container_of(bo, struct nouveau_bo, bo); | |
136 | } | |
137 | ||
138 | static inline struct nouveau_bo * | |
139 | nouveau_gem_object(struct drm_gem_object *gem) | |
140 | { | |
141 | return gem ? gem->driver_private : NULL; | |
142 | } | |
143 | ||
144 | /* TODO: submit equivalent to TTM generic API upstream? */ | |
145 | static inline void __iomem * | |
146 | nvbo_kmap_obj_iovirtual(struct nouveau_bo *nvbo) | |
147 | { | |
148 | bool is_iomem; | |
149 | void __iomem *ioptr = (void __force __iomem *)ttm_kmap_obj_virtual( | |
150 | &nvbo->kmap, &is_iomem); | |
151 | WARN_ON_ONCE(ioptr && !is_iomem); | |
152 | return ioptr; | |
153 | } | |
154 | ||
6ee73861 BS |
155 | enum nouveau_flags { |
156 | NV_NFORCE = 0x10000000, | |
157 | NV_NFORCE2 = 0x20000000 | |
158 | }; | |
159 | ||
160 | #define NVOBJ_ENGINE_SW 0 | |
161 | #define NVOBJ_ENGINE_GR 1 | |
6dfdd7a6 | 162 | #define NVOBJ_ENGINE_CRYPT 2 |
7ff5441e BS |
163 | #define NVOBJ_ENGINE_COPY0 3 |
164 | #define NVOBJ_ENGINE_COPY1 4 | |
a02ccc7f | 165 | #define NVOBJ_ENGINE_MPEG 5 |
8f27c543 BS |
166 | #define NVOBJ_ENGINE_PPP NVOBJ_ENGINE_MPEG |
167 | #define NVOBJ_ENGINE_BSP 6 | |
168 | #define NVOBJ_ENGINE_VP 7 | |
6dfdd7a6 BS |
169 | #define NVOBJ_ENGINE_DISPLAY 15 |
170 | #define NVOBJ_ENGINE_NR 16 | |
6ee73861 | 171 | |
a11c3198 | 172 | #define NVOBJ_FLAG_DONT_MAP (1 << 0) |
6ee73861 BS |
173 | #define NVOBJ_FLAG_ZERO_ALLOC (1 << 1) |
174 | #define NVOBJ_FLAG_ZERO_FREE (1 << 2) | |
34cf01bc | 175 | #define NVOBJ_FLAG_VM (1 << 3) |
c906ca0f | 176 | #define NVOBJ_FLAG_VM_USER (1 << 4) |
e41115d0 BS |
177 | |
178 | #define NVOBJ_CINST_GLOBAL 0xdeadbeef | |
179 | ||
6ee73861 | 180 | struct nouveau_gpuobj { |
b3beb167 | 181 | struct drm_device *dev; |
eb9bcbdc | 182 | struct kref refcount; |
6ee73861 BS |
183 | struct list_head list; |
184 | ||
e41115d0 | 185 | void *node; |
dc1e5c0d | 186 | u32 *suspend; |
6ee73861 BS |
187 | |
188 | uint32_t flags; | |
6ee73861 | 189 | |
43efc9ce | 190 | u32 size; |
f8522fc8 BS |
191 | u32 pinst; /* PRAMIN BAR offset */ |
192 | u32 cinst; /* Channel offset */ | |
193 | u64 vinst; /* VRAM address */ | |
194 | u64 linst; /* VM address */ | |
de3a6c0a | 195 | |
6ee73861 BS |
196 | uint32_t engine; |
197 | uint32_t class; | |
198 | ||
199 | void (*dtor)(struct drm_device *, struct nouveau_gpuobj *); | |
200 | void *priv; | |
201 | }; | |
202 | ||
332b242f FJ |
203 | struct nouveau_page_flip_state { |
204 | struct list_head head; | |
205 | struct drm_pending_vblank_event *event; | |
206 | int crtc, bpp, pitch, x, y; | |
207 | uint64_t offset; | |
208 | }; | |
209 | ||
e419cf09 FJ |
210 | enum nouveau_channel_mutex_class { |
211 | NOUVEAU_UCHANNEL_MUTEX, | |
212 | NOUVEAU_KCHANNEL_MUTEX | |
213 | }; | |
214 | ||
6ee73861 BS |
215 | struct nouveau_channel { |
216 | struct drm_device *dev; | |
e8a863c1 | 217 | struct list_head list; |
6ee73861 BS |
218 | int id; |
219 | ||
f091a3d4 FJ |
220 | /* references to the channel data structure */ |
221 | struct kref ref; | |
222 | /* users of the hardware channel resources, the hardware | |
223 | * context will be kicked off when it reaches zero. */ | |
224 | atomic_t users; | |
6a6b73f2 BS |
225 | struct mutex mutex; |
226 | ||
6ee73861 BS |
227 | /* owner of this fifo */ |
228 | struct drm_file *file_priv; | |
229 | /* mapping of the fifo itself */ | |
230 | struct drm_local_map *map; | |
231 | ||
25985edc | 232 | /* mapping of the regs controlling the fifo */ |
6ee73861 BS |
233 | void __iomem *user; |
234 | uint32_t user_get; | |
4e03b4af | 235 | uint32_t user_get_hi; |
6ee73861 BS |
236 | uint32_t user_put; |
237 | ||
238 | /* Fencing */ | |
239 | struct { | |
240 | /* lock protects the pending list only */ | |
241 | spinlock_t lock; | |
242 | struct list_head pending; | |
243 | uint32_t sequence; | |
244 | uint32_t sequence_ack; | |
047d1d3c | 245 | atomic_t last_sequence_irq; |
d02836b4 | 246 | struct nouveau_vma vma; |
6ee73861 BS |
247 | } fence; |
248 | ||
249 | /* DMA push buffer */ | |
a8eaebc6 BS |
250 | struct nouveau_gpuobj *pushbuf; |
251 | struct nouveau_bo *pushbuf_bo; | |
ce163f69 | 252 | struct nouveau_vma pushbuf_vma; |
4e03b4af | 253 | uint64_t pushbuf_base; |
6ee73861 BS |
254 | |
255 | /* Notifier memory */ | |
256 | struct nouveau_bo *notifier_bo; | |
0b718733 | 257 | struct nouveau_vma notifier_vma; |
b833ac26 | 258 | struct drm_mm notifier_heap; |
6ee73861 BS |
259 | |
260 | /* PFIFO context */ | |
a8eaebc6 BS |
261 | struct nouveau_gpuobj *ramfc; |
262 | struct nouveau_gpuobj *cache; | |
b2b09938 | 263 | void *fifo_priv; |
6ee73861 | 264 | |
a82dd49f | 265 | /* Execution engine contexts */ |
6dfdd7a6 | 266 | void *engctx[NVOBJ_ENGINE_NR]; |
6ee73861 BS |
267 | |
268 | /* NV50 VM */ | |
f869ef88 | 269 | struct nouveau_vm *vm; |
a8eaebc6 | 270 | struct nouveau_gpuobj *vm_pd; |
6ee73861 BS |
271 | |
272 | /* Objects */ | |
a8eaebc6 BS |
273 | struct nouveau_gpuobj *ramin; /* Private instmem */ |
274 | struct drm_mm ramin_heap; /* Private PRAMIN heap */ | |
275 | struct nouveau_ramht *ramht; /* Hash table */ | |
6ee73861 BS |
276 | |
277 | /* GPU object info for stuff used in-kernel (mm_enabled) */ | |
278 | uint32_t m2mf_ntfy; | |
279 | uint32_t vram_handle; | |
280 | uint32_t gart_handle; | |
281 | bool accel_done; | |
282 | ||
283 | /* Push buffer state (only for drm's channel on !mm_enabled) */ | |
284 | struct { | |
285 | int max; | |
286 | int free; | |
287 | int cur; | |
288 | int put; | |
289 | /* access via pushbuf_bo */ | |
9a391ad8 BS |
290 | |
291 | int ib_base; | |
292 | int ib_max; | |
293 | int ib_free; | |
294 | int ib_put; | |
6ee73861 BS |
295 | } dma; |
296 | ||
297 | uint32_t sw_subchannel[8]; | |
298 | ||
3d483d57 | 299 | struct nouveau_vma dispc_vma[2]; |
6ee73861 BS |
300 | struct { |
301 | struct nouveau_gpuobj *vblsem; | |
1f6d2de2 | 302 | uint32_t vblsem_head; |
6ee73861 BS |
303 | uint32_t vblsem_offset; |
304 | uint32_t vblsem_rval; | |
305 | struct list_head vbl_wait; | |
332b242f | 306 | struct list_head flip; |
6ee73861 BS |
307 | } nvsw; |
308 | ||
309 | struct { | |
310 | bool active; | |
311 | char name[32]; | |
312 | struct drm_info_list info; | |
313 | } debugfs; | |
314 | }; | |
315 | ||
6dfdd7a6 BS |
316 | struct nouveau_exec_engine { |
317 | void (*destroy)(struct drm_device *, int engine); | |
318 | int (*init)(struct drm_device *, int engine); | |
6c320fef | 319 | int (*fini)(struct drm_device *, int engine, bool suspend); |
6dfdd7a6 BS |
320 | int (*context_new)(struct nouveau_channel *, int engine); |
321 | void (*context_del)(struct nouveau_channel *, int engine); | |
322 | int (*object_new)(struct nouveau_channel *, int engine, | |
323 | u32 handle, u16 class); | |
96c50082 | 324 | void (*set_tile_region)(struct drm_device *dev, int i); |
6dfdd7a6 BS |
325 | void (*tlb_flush)(struct drm_device *, int engine); |
326 | }; | |
327 | ||
6ee73861 BS |
328 | struct nouveau_instmem_engine { |
329 | void *priv; | |
330 | ||
331 | int (*init)(struct drm_device *dev); | |
332 | void (*takedown)(struct drm_device *dev); | |
333 | int (*suspend)(struct drm_device *dev); | |
334 | void (*resume)(struct drm_device *dev); | |
335 | ||
6e32fedc BS |
336 | int (*get)(struct nouveau_gpuobj *, struct nouveau_channel *, |
337 | u32 size, u32 align); | |
e41115d0 BS |
338 | void (*put)(struct nouveau_gpuobj *); |
339 | int (*map)(struct nouveau_gpuobj *); | |
340 | void (*unmap)(struct nouveau_gpuobj *); | |
341 | ||
f56cb86f | 342 | void (*flush)(struct drm_device *); |
6ee73861 BS |
343 | }; |
344 | ||
345 | struct nouveau_mc_engine { | |
346 | int (*init)(struct drm_device *dev); | |
347 | void (*takedown)(struct drm_device *dev); | |
348 | }; | |
349 | ||
350 | struct nouveau_timer_engine { | |
351 | int (*init)(struct drm_device *dev); | |
352 | void (*takedown)(struct drm_device *dev); | |
353 | uint64_t (*read)(struct drm_device *dev); | |
354 | }; | |
355 | ||
356 | struct nouveau_fb_engine { | |
cb00f7c1 | 357 | int num_tiles; |
87a326a3 | 358 | struct drm_mm tag_heap; |
20f63afe | 359 | void *priv; |
cb00f7c1 | 360 | |
6ee73861 BS |
361 | int (*init)(struct drm_device *dev); |
362 | void (*takedown)(struct drm_device *dev); | |
cb00f7c1 | 363 | |
a5cf68b0 FJ |
364 | void (*init_tile_region)(struct drm_device *dev, int i, |
365 | uint32_t addr, uint32_t size, | |
366 | uint32_t pitch, uint32_t flags); | |
367 | void (*set_tile_region)(struct drm_device *dev, int i); | |
368 | void (*free_tile_region)(struct drm_device *dev, int i); | |
6ee73861 BS |
369 | }; |
370 | ||
371 | struct nouveau_fifo_engine { | |
b2b09938 | 372 | void *priv; |
6ee73861 BS |
373 | int channels; |
374 | ||
a8eaebc6 | 375 | struct nouveau_gpuobj *playlist[2]; |
ac94a343 BS |
376 | int cur_playlist; |
377 | ||
6ee73861 BS |
378 | int (*init)(struct drm_device *); |
379 | void (*takedown)(struct drm_device *); | |
380 | ||
381 | void (*disable)(struct drm_device *); | |
382 | void (*enable)(struct drm_device *); | |
383 | bool (*reassign)(struct drm_device *, bool enable); | |
588d7d12 | 384 | bool (*cache_pull)(struct drm_device *dev, bool enable); |
6ee73861 BS |
385 | |
386 | int (*channel_id)(struct drm_device *); | |
387 | ||
388 | int (*create_context)(struct nouveau_channel *); | |
389 | void (*destroy_context)(struct nouveau_channel *); | |
390 | int (*load_context)(struct nouveau_channel *); | |
391 | int (*unload_context)(struct drm_device *); | |
56ac7475 | 392 | void (*tlb_flush)(struct drm_device *dev); |
6ee73861 BS |
393 | }; |
394 | ||
c88c2e06 | 395 | struct nouveau_display_engine { |
ef8389a8 | 396 | void *priv; |
c88c2e06 FJ |
397 | int (*early_init)(struct drm_device *); |
398 | void (*late_takedown)(struct drm_device *); | |
399 | int (*create)(struct drm_device *); | |
c88c2e06 | 400 | void (*destroy)(struct drm_device *); |
2a44e499 BS |
401 | int (*init)(struct drm_device *); |
402 | void (*fini)(struct drm_device *); | |
b29caa58 | 403 | |
de691855 BS |
404 | struct drm_property *dithering_mode; |
405 | struct drm_property *dithering_depth; | |
b29caa58 BS |
406 | struct drm_property *underscan_property; |
407 | struct drm_property *underscan_hborder_property; | |
408 | struct drm_property *underscan_vborder_property; | |
df26bc9c CB |
409 | /* not really hue and saturation: */ |
410 | struct drm_property *vibrant_hue_property; | |
411 | struct drm_property *color_vibrance_property; | |
c88c2e06 FJ |
412 | }; |
413 | ||
ee2e0131 | 414 | struct nouveau_gpio_engine { |
a0b25635 BS |
415 | spinlock_t lock; |
416 | struct list_head isr; | |
417 | int (*init)(struct drm_device *); | |
418 | void (*fini)(struct drm_device *); | |
419 | int (*drive)(struct drm_device *, int line, int dir, int out); | |
420 | int (*sense)(struct drm_device *, int line); | |
421 | void (*irq_enable)(struct drm_device *, int line, bool); | |
ee2e0131 BS |
422 | }; |
423 | ||
330c5988 | 424 | struct nouveau_pm_voltage_level { |
c3450239 BS |
425 | u32 voltage; /* microvolts */ |
426 | u8 vid; | |
330c5988 BS |
427 | }; |
428 | ||
429 | struct nouveau_pm_voltage { | |
430 | bool supported; | |
03ce8d9e | 431 | u8 version; |
330c5988 BS |
432 | u8 vid_mask; |
433 | ||
434 | struct nouveau_pm_voltage_level *level; | |
435 | int nr_level; | |
436 | }; | |
437 | ||
c7c039fd RS |
438 | /* Exclusive upper limits */ |
439 | #define NV_MEM_CL_DDR2_MAX 8 | |
440 | #define NV_MEM_WR_DDR2_MAX 9 | |
441 | #define NV_MEM_CL_DDR3_MAX 17 | |
442 | #define NV_MEM_WR_DDR3_MAX 17 | |
443 | #define NV_MEM_CL_GDDR3_MAX 16 | |
444 | #define NV_MEM_WR_GDDR3_MAX 18 | |
445 | #define NV_MEM_CL_GDDR5_MAX 21 | |
446 | #define NV_MEM_WR_GDDR5_MAX 20 | |
447 | ||
e614b2e7 MP |
448 | struct nouveau_pm_memtiming { |
449 | int id; | |
c7c039fd RS |
450 | |
451 | u32 reg[9]; | |
452 | u32 mr[4]; | |
453 | ||
bfb31465 RS |
454 | u8 tCWL; |
455 | ||
c7c039fd RS |
456 | u8 odt; |
457 | u8 drive_strength; | |
9a782488 RS |
458 | }; |
459 | ||
ddb20055 | 460 | struct nouveau_pm_tbl_header { |
9a782488 RS |
461 | u8 version; |
462 | u8 header_len; | |
463 | u8 entry_cnt; | |
464 | u8 entry_len; | |
465 | }; | |
466 | ||
ddb20055 | 467 | struct nouveau_pm_tbl_entry { |
2228c6fe | 468 | u8 tWR; |
bfb31465 | 469 | u8 tWTR; |
2228c6fe | 470 | u8 tCL; |
bfb31465 | 471 | u8 tRC; |
9a782488 | 472 | u8 empty_4; |
bfb31465 | 473 | u8 tRFC; /* Byte 5 */ |
9a782488 | 474 | u8 empty_6; |
bfb31465 | 475 | u8 tRAS; /* Byte 7 */ |
9a782488 | 476 | u8 empty_8; |
bfb31465 RS |
477 | u8 tRP; /* Byte 9 */ |
478 | u8 tRCDRD; | |
479 | u8 tRCDWR; | |
480 | u8 tRRD; | |
481 | u8 tUNK_13; | |
482 | u8 RAM_FT1; /* 14, a bitmask of random RAM features */ | |
483 | u8 empty_15; | |
484 | u8 tUNK_16; | |
485 | u8 empty_17; | |
486 | u8 tUNK_18; | |
487 | u8 tCWL; | |
488 | u8 tUNK_20, tUNK_21; | |
9a782488 RS |
489 | }; |
490 | ||
8d7bb400 BS |
491 | struct nouveau_pm_profile; |
492 | struct nouveau_pm_profile_func { | |
25c53c10 BS |
493 | void (*destroy)(struct nouveau_pm_profile *); |
494 | void (*init)(struct nouveau_pm_profile *); | |
495 | void (*fini)(struct nouveau_pm_profile *); | |
8d7bb400 BS |
496 | struct nouveau_pm_level *(*select)(struct nouveau_pm_profile *); |
497 | }; | |
498 | ||
499 | struct nouveau_pm_profile { | |
500 | const struct nouveau_pm_profile_func *func; | |
501 | struct list_head head; | |
502 | char name[8]; | |
503 | }; | |
504 | ||
330c5988 BS |
505 | #define NOUVEAU_PM_MAX_LEVEL 8 |
506 | struct nouveau_pm_level { | |
8d7bb400 | 507 | struct nouveau_pm_profile profile; |
330c5988 BS |
508 | struct device_attribute dev_attr; |
509 | char name[32]; | |
510 | int id; | |
511 | ||
8d7bb400 | 512 | struct nouveau_pm_memtiming timing; |
330c5988 | 513 | u32 memory; |
085028ce | 514 | u16 memscript; |
085028ce BS |
515 | |
516 | u32 core; | |
330c5988 | 517 | u32 shader; |
9698b9a6 BS |
518 | u32 rop; |
519 | u32 copy; | |
520 | u32 daemon; | |
4fd2847e | 521 | u32 vdec; |
f3fbaf34 | 522 | u32 dom6; |
9698b9a6 BS |
523 | u32 unka0; /* nva3:nvc0 */ |
524 | u32 hub01; /* nvc0- */ | |
525 | u32 hub06; /* nvc0- */ | |
526 | u32 hub07; /* nvc0- */ | |
330c5988 | 527 | |
3b5565dd BS |
528 | u32 volt_min; /* microvolts */ |
529 | u32 volt_max; | |
c3450239 | 530 | u8 fanspeed; |
330c5988 BS |
531 | }; |
532 | ||
34e9d85a MP |
533 | struct nouveau_pm_temp_sensor_constants { |
534 | u16 offset_constant; | |
535 | s16 offset_mult; | |
40ce4279 EV |
536 | s16 offset_div; |
537 | s16 slope_mult; | |
538 | s16 slope_div; | |
34e9d85a MP |
539 | }; |
540 | ||
541 | struct nouveau_pm_threshold_temp { | |
542 | s16 critical; | |
543 | s16 down_clock; | |
544 | s16 fan_boost; | |
545 | }; | |
546 | ||
11b7d895 | 547 | struct nouveau_pm_fan { |
bc6389e4 | 548 | u32 percent; |
11b7d895 MP |
549 | u32 min_duty; |
550 | u32 max_duty; | |
3f8e11e4 | 551 | u32 pwm_freq; |
b1aa5531 | 552 | u32 pwm_divisor; |
11b7d895 MP |
553 | }; |
554 | ||
330c5988 BS |
555 | struct nouveau_pm_engine { |
556 | struct nouveau_pm_voltage voltage; | |
557 | struct nouveau_pm_level perflvl[NOUVEAU_PM_MAX_LEVEL]; | |
558 | int nr_perflvl; | |
34e9d85a MP |
559 | struct nouveau_pm_temp_sensor_constants sensor_constants; |
560 | struct nouveau_pm_threshold_temp threshold_temp; | |
11b7d895 | 561 | struct nouveau_pm_fan fan; |
330c5988 | 562 | |
8d7bb400 BS |
563 | struct nouveau_pm_profile *profile_ac; |
564 | struct nouveau_pm_profile *profile_dc; | |
25c53c10 | 565 | struct nouveau_pm_profile *profile; |
8d7bb400 BS |
566 | struct list_head profiles; |
567 | ||
330c5988 BS |
568 | struct nouveau_pm_level boot; |
569 | struct nouveau_pm_level *cur; | |
570 | ||
8155cac4 | 571 | struct device *hwmon; |
6032649d | 572 | struct notifier_block acpi_nb; |
8155cac4 | 573 | |
77e7da68 BS |
574 | int (*clocks_get)(struct drm_device *, struct nouveau_pm_level *); |
575 | void *(*clocks_pre)(struct drm_device *, struct nouveau_pm_level *); | |
dd1da8de | 576 | int (*clocks_set)(struct drm_device *, void *); |
77e7da68 | 577 | |
330c5988 BS |
578 | int (*voltage_get)(struct drm_device *); |
579 | int (*voltage_set)(struct drm_device *, int voltage); | |
675aac03 BS |
580 | int (*pwm_get)(struct drm_device *, int line, u32*, u32*); |
581 | int (*pwm_set)(struct drm_device *, int line, u32, u32); | |
8155cac4 | 582 | int (*temp_get)(struct drm_device *); |
330c5988 BS |
583 | }; |
584 | ||
60d2a88a | 585 | struct nouveau_vram_engine { |
987eec10 | 586 | struct nouveau_mm mm; |
24f246ac | 587 | |
60d2a88a | 588 | int (*init)(struct drm_device *); |
24f246ac | 589 | void (*takedown)(struct drm_device *dev); |
60d2a88a | 590 | int (*get)(struct drm_device *, u64, u32 align, u32 size_nc, |
d5f42394 BS |
591 | u32 type, struct nouveau_mem **); |
592 | void (*put)(struct drm_device *, struct nouveau_mem **); | |
60d2a88a BS |
593 | |
594 | bool (*flags_valid)(struct drm_device *, u32 tile_flags); | |
595 | }; | |
596 | ||
6ee73861 BS |
597 | struct nouveau_engine { |
598 | struct nouveau_instmem_engine instmem; | |
599 | struct nouveau_mc_engine mc; | |
600 | struct nouveau_timer_engine timer; | |
601 | struct nouveau_fb_engine fb; | |
6ee73861 | 602 | struct nouveau_fifo_engine fifo; |
c88c2e06 | 603 | struct nouveau_display_engine display; |
ee2e0131 | 604 | struct nouveau_gpio_engine gpio; |
330c5988 | 605 | struct nouveau_pm_engine pm; |
60d2a88a | 606 | struct nouveau_vram_engine vram; |
6ee73861 BS |
607 | }; |
608 | ||
609 | struct nouveau_pll_vals { | |
610 | union { | |
611 | struct { | |
612 | #ifdef __BIG_ENDIAN | |
613 | uint8_t N1, M1, N2, M2; | |
614 | #else | |
615 | uint8_t M1, N1, M2, N2; | |
616 | #endif | |
617 | }; | |
618 | struct { | |
619 | uint16_t NM1, NM2; | |
620 | } __attribute__((packed)); | |
621 | }; | |
622 | int log2P; | |
623 | ||
624 | int refclk; | |
625 | }; | |
626 | ||
627 | enum nv04_fp_display_regs { | |
628 | FP_DISPLAY_END, | |
629 | FP_TOTAL, | |
630 | FP_CRTC, | |
631 | FP_SYNC_START, | |
632 | FP_SYNC_END, | |
633 | FP_VALID_START, | |
634 | FP_VALID_END | |
635 | }; | |
636 | ||
637 | struct nv04_crtc_reg { | |
cbab95db | 638 | unsigned char MiscOutReg; |
4a9f822f | 639 | uint8_t CRTC[0xa0]; |
6ee73861 BS |
640 | uint8_t CR58[0x10]; |
641 | uint8_t Sequencer[5]; | |
642 | uint8_t Graphics[9]; | |
643 | uint8_t Attribute[21]; | |
cbab95db | 644 | unsigned char DAC[768]; |
6ee73861 BS |
645 | |
646 | /* PCRTC regs */ | |
647 | uint32_t fb_start; | |
648 | uint32_t crtc_cfg; | |
649 | uint32_t cursor_cfg; | |
650 | uint32_t gpio_ext; | |
651 | uint32_t crtc_830; | |
652 | uint32_t crtc_834; | |
653 | uint32_t crtc_850; | |
654 | uint32_t crtc_eng_ctrl; | |
655 | ||
656 | /* PRAMDAC regs */ | |
657 | uint32_t nv10_cursync; | |
658 | struct nouveau_pll_vals pllvals; | |
659 | uint32_t ramdac_gen_ctrl; | |
660 | uint32_t ramdac_630; | |
661 | uint32_t ramdac_634; | |
662 | uint32_t tv_setup; | |
663 | uint32_t tv_vtotal; | |
664 | uint32_t tv_vskew; | |
665 | uint32_t tv_vsync_delay; | |
666 | uint32_t tv_htotal; | |
667 | uint32_t tv_hskew; | |
668 | uint32_t tv_hsync_delay; | |
669 | uint32_t tv_hsync_delay2; | |
670 | uint32_t fp_horiz_regs[7]; | |
671 | uint32_t fp_vert_regs[7]; | |
672 | uint32_t dither; | |
673 | uint32_t fp_control; | |
674 | uint32_t dither_regs[6]; | |
675 | uint32_t fp_debug_0; | |
676 | uint32_t fp_debug_1; | |
677 | uint32_t fp_debug_2; | |
678 | uint32_t fp_margin_color; | |
679 | uint32_t ramdac_8c0; | |
680 | uint32_t ramdac_a20; | |
681 | uint32_t ramdac_a24; | |
682 | uint32_t ramdac_a34; | |
683 | uint32_t ctv_regs[38]; | |
684 | }; | |
685 | ||
686 | struct nv04_output_reg { | |
687 | uint32_t output; | |
688 | int head; | |
689 | }; | |
690 | ||
691 | struct nv04_mode_state { | |
cbab95db | 692 | struct nv04_crtc_reg crtc_reg[2]; |
6ee73861 BS |
693 | uint32_t pllsel; |
694 | uint32_t sel_clk; | |
6ee73861 BS |
695 | }; |
696 | ||
697 | enum nouveau_card_type { | |
698 | NV_04 = 0x00, | |
699 | NV_10 = 0x10, | |
700 | NV_20 = 0x20, | |
701 | NV_30 = 0x30, | |
702 | NV_40 = 0x40, | |
703 | NV_50 = 0x50, | |
4b223eef | 704 | NV_C0 = 0xc0, |
2e9733ff | 705 | NV_D0 = 0xd0 |
6ee73861 BS |
706 | }; |
707 | ||
708 | struct drm_nouveau_private { | |
709 | struct drm_device *dev; | |
aba99a84 | 710 | bool noaccel; |
6ee73861 BS |
711 | |
712 | /* the card type, takes NV_* as values */ | |
713 | enum nouveau_card_type card_type; | |
714 | /* exact chipset, derived from NV_PMC_BOOT_0 */ | |
715 | int chipset; | |
716 | int flags; | |
f2cbe46f | 717 | u32 crystal; |
6ee73861 BS |
718 | |
719 | void __iomem *mmio; | |
5125bfd8 | 720 | |
e05d7eae | 721 | spinlock_t ramin_lock; |
6ee73861 | 722 | void __iomem *ramin; |
5125bfd8 BS |
723 | u32 ramin_size; |
724 | u32 ramin_base; | |
725 | bool ramin_available; | |
e05d7eae | 726 | struct drm_mm ramin_heap; |
6dfdd7a6 | 727 | struct nouveau_exec_engine *eng[NVOBJ_ENGINE_NR]; |
e05d7eae | 728 | struct list_head gpuobj_list; |
b8c157d3 | 729 | struct list_head classes; |
6ee73861 | 730 | |
ac8fb975 BS |
731 | struct nouveau_bo *vga_ram; |
732 | ||
35fa2f2a | 733 | /* interrupt handling */ |
8f8a5448 | 734 | void (*irq_handler[32])(struct drm_device *); |
35fa2f2a | 735 | bool msi_enabled; |
ab838338 | 736 | |
6ee73861 BS |
737 | struct list_head vbl_waiting; |
738 | ||
739 | struct { | |
ba4420c2 | 740 | struct drm_global_reference mem_global_ref; |
6ee73861 BS |
741 | struct ttm_bo_global_ref bo_global_ref; |
742 | struct ttm_bo_device bdev; | |
6ee73861 BS |
743 | atomic_t validate_sequence; |
744 | } ttm; | |
745 | ||
0c6c1c2f FJ |
746 | struct { |
747 | spinlock_t lock; | |
748 | struct drm_mm heap; | |
749 | struct nouveau_bo *bo; | |
750 | } fence; | |
751 | ||
cff5c133 BS |
752 | struct { |
753 | spinlock_t lock; | |
754 | struct nouveau_channel *ptr[NOUVEAU_MAX_CHANNEL_NR]; | |
755 | } channels; | |
6ee73861 BS |
756 | |
757 | struct nouveau_engine engine; | |
758 | struct nouveau_channel *channel; | |
759 | ||
ff9e5279 MM |
760 | /* For PFIFO and PGRAPH. */ |
761 | spinlock_t context_switch_lock; | |
762 | ||
04eb34a4 BS |
763 | /* VM/PRAMIN flush, legacy PRAMIN aperture */ |
764 | spinlock_t vm_lock; | |
765 | ||
6ee73861 | 766 | /* RAMIN configuration, RAMFC, RAMHT and RAMRO offsets */ |
e05c5a31 BS |
767 | struct nouveau_ramht *ramht; |
768 | struct nouveau_gpuobj *ramfc; | |
769 | struct nouveau_gpuobj *ramro; | |
770 | ||
6ee73861 | 771 | uint32_t ramin_rsvd_vram; |
6ee73861 | 772 | |
6ee73861 BS |
773 | struct { |
774 | enum { | |
775 | NOUVEAU_GART_NONE = 0, | |
58e6c7a9 BS |
776 | NOUVEAU_GART_AGP, /* AGP */ |
777 | NOUVEAU_GART_PDMA, /* paged dma object */ | |
778 | NOUVEAU_GART_HW /* on-chip gart/vm */ | |
6ee73861 BS |
779 | } type; |
780 | uint64_t aper_base; | |
781 | uint64_t aper_size; | |
782 | uint64_t aper_free; | |
783 | ||
7948758d BS |
784 | struct ttm_backend_func *func; |
785 | ||
786 | struct { | |
787 | struct page *page; | |
788 | dma_addr_t addr; | |
789 | } dummy; | |
790 | ||
6ee73861 | 791 | struct nouveau_gpuobj *sg_ctxdma; |
6ee73861 BS |
792 | } gart_info; |
793 | ||
a0af9add | 794 | /* nv10-nv40 tiling regions */ |
a5cf68b0 FJ |
795 | struct { |
796 | struct nouveau_tile_reg reg[NOUVEAU_MAX_TILE_NR]; | |
797 | spinlock_t lock; | |
798 | } tile; | |
a0af9add | 799 | |
a76fb4e8 | 800 | /* VRAM/fb configuration */ |
7ad2d31c BS |
801 | enum { |
802 | NV_MEM_TYPE_UNKNOWN = 0, | |
803 | NV_MEM_TYPE_STOLEN, | |
804 | NV_MEM_TYPE_SGRAM, | |
805 | NV_MEM_TYPE_SDRAM, | |
806 | NV_MEM_TYPE_DDR1, | |
807 | NV_MEM_TYPE_DDR2, | |
808 | NV_MEM_TYPE_DDR3, | |
809 | NV_MEM_TYPE_GDDR2, | |
810 | NV_MEM_TYPE_GDDR3, | |
811 | NV_MEM_TYPE_GDDR4, | |
812 | NV_MEM_TYPE_GDDR5 | |
813 | } vram_type; | |
a76fb4e8 BS |
814 | uint64_t vram_size; |
815 | uint64_t vram_sys_base; | |
c7c039fd | 816 | bool vram_rank_B; |
a76fb4e8 | 817 | |
a76fb4e8 BS |
818 | uint64_t fb_available_size; |
819 | uint64_t fb_mappable_pages; | |
820 | uint64_t fb_aper_free; | |
821 | int fb_mtrr; | |
822 | ||
f869ef88 BS |
823 | /* BAR control (NV50-) */ |
824 | struct nouveau_vm *bar1_vm; | |
825 | struct nouveau_vm *bar3_vm; | |
826 | ||
6ee73861 | 827 | /* G8x/G9x virtual address space */ |
4c136142 | 828 | struct nouveau_vm *chan_vm; |
6ee73861 | 829 | |
04a39c57 | 830 | struct nvbios vbios; |
b4c26818 | 831 | u8 *mxms; |
486a45c2 | 832 | struct list_head i2c_ports; |
6ee73861 BS |
833 | |
834 | struct nv04_mode_state mode_reg; | |
835 | struct nv04_mode_state saved_reg; | |
836 | uint32_t saved_vga_font[4][16384]; | |
837 | uint32_t crtc_owner; | |
838 | uint32_t dac_users[4]; | |
839 | ||
6ee73861 | 840 | struct backlight_device *backlight; |
6ee73861 | 841 | |
6ee73861 BS |
842 | struct { |
843 | struct dentry *channel_root; | |
844 | } debugfs; | |
38651674 | 845 | |
8be48d92 | 846 | struct nouveau_fbdev *nfbdev; |
06415c56 | 847 | struct apertures_struct *apertures; |
6ee73861 BS |
848 | }; |
849 | ||
2730723b FJ |
850 | static inline struct drm_nouveau_private * |
851 | nouveau_private(struct drm_device *dev) | |
852 | { | |
853 | return dev->dev_private; | |
854 | } | |
855 | ||
6ee73861 BS |
856 | static inline struct drm_nouveau_private * |
857 | nouveau_bdev(struct ttm_bo_device *bd) | |
858 | { | |
859 | return container_of(bd, struct drm_nouveau_private, ttm.bdev); | |
860 | } | |
861 | ||
862 | static inline int | |
863 | nouveau_bo_ref(struct nouveau_bo *ref, struct nouveau_bo **pnvbo) | |
864 | { | |
865 | struct nouveau_bo *prev; | |
866 | ||
867 | if (!pnvbo) | |
868 | return -EINVAL; | |
869 | prev = *pnvbo; | |
870 | ||
871 | *pnvbo = ref ? nouveau_bo(ttm_bo_reference(&ref->bo)) : NULL; | |
872 | if (prev) { | |
873 | struct ttm_buffer_object *bo = &prev->bo; | |
874 | ||
875 | ttm_bo_unref(&bo); | |
876 | } | |
877 | ||
878 | return 0; | |
879 | } | |
880 | ||
6ee73861 | 881 | /* nouveau_drv.c */ |
03bc9675 | 882 | extern int nouveau_modeset; |
de5899bd | 883 | extern int nouveau_agpmode; |
6ee73861 BS |
884 | extern int nouveau_duallink; |
885 | extern int nouveau_uscript_lvds; | |
886 | extern int nouveau_uscript_tmds; | |
887 | extern int nouveau_vram_pushbuf; | |
888 | extern int nouveau_vram_notify; | |
7ad2d31c | 889 | extern char *nouveau_vram_type; |
6ee73861 | 890 | extern int nouveau_fbpercrtc; |
f4053509 | 891 | extern int nouveau_tv_disable; |
6ee73861 BS |
892 | extern char *nouveau_tv_norm; |
893 | extern int nouveau_reg_debug; | |
894 | extern char *nouveau_vbios; | |
a1470890 | 895 | extern int nouveau_ignorelid; |
a32ed69d MK |
896 | extern int nouveau_nofbaccel; |
897 | extern int nouveau_noaccel; | |
0cba1b76 | 898 | extern int nouveau_force_post; |
da647d5b | 899 | extern int nouveau_override_conntype; |
6f876986 BS |
900 | extern char *nouveau_perflvl; |
901 | extern int nouveau_perflvl_wr; | |
35fa2f2a | 902 | extern int nouveau_msi; |
0411de85 | 903 | extern int nouveau_ctxfw; |
b4c26818 | 904 | extern int nouveau_mxmdcb; |
6ee73861 | 905 | |
6a9ee8af DA |
906 | extern int nouveau_pci_suspend(struct pci_dev *pdev, pm_message_t pm_state); |
907 | extern int nouveau_pci_resume(struct pci_dev *pdev); | |
908 | ||
6ee73861 | 909 | /* nouveau_state.c */ |
3f0a68d8 | 910 | extern int nouveau_open(struct drm_device *, struct drm_file *); |
6ee73861 | 911 | extern void nouveau_preclose(struct drm_device *dev, struct drm_file *); |
3f0a68d8 | 912 | extern void nouveau_postclose(struct drm_device *, struct drm_file *); |
6ee73861 BS |
913 | extern int nouveau_load(struct drm_device *, unsigned long flags); |
914 | extern int nouveau_firstopen(struct drm_device *); | |
915 | extern void nouveau_lastclose(struct drm_device *); | |
916 | extern int nouveau_unload(struct drm_device *); | |
917 | extern int nouveau_ioctl_getparam(struct drm_device *, void *data, | |
918 | struct drm_file *); | |
919 | extern int nouveau_ioctl_setparam(struct drm_device *, void *data, | |
920 | struct drm_file *); | |
12fb9525 BS |
921 | extern bool nouveau_wait_eq(struct drm_device *, uint64_t timeout, |
922 | uint32_t reg, uint32_t mask, uint32_t val); | |
923 | extern bool nouveau_wait_ne(struct drm_device *, uint64_t timeout, | |
924 | uint32_t reg, uint32_t mask, uint32_t val); | |
78e2933d BS |
925 | extern bool nouveau_wait_cb(struct drm_device *, u64 timeout, |
926 | bool (*cond)(void *), void *); | |
6ee73861 BS |
927 | extern bool nouveau_wait_for_idle(struct drm_device *); |
928 | extern int nouveau_card_init(struct drm_device *); | |
6ee73861 BS |
929 | |
930 | /* nouveau_mem.c */ | |
fbd2895e BS |
931 | extern int nouveau_mem_vram_init(struct drm_device *); |
932 | extern void nouveau_mem_vram_fini(struct drm_device *); | |
933 | extern int nouveau_mem_gart_init(struct drm_device *); | |
934 | extern void nouveau_mem_gart_fini(struct drm_device *); | |
6ee73861 | 935 | extern int nouveau_mem_init_agp(struct drm_device *); |
e04d8e82 | 936 | extern int nouveau_mem_reset_agp(struct drm_device *); |
6ee73861 | 937 | extern void nouveau_mem_close(struct drm_device *); |
60d2a88a | 938 | extern bool nouveau_mem_flags_valid(struct drm_device *, u32 tile_flags); |
085028ce BS |
939 | extern int nouveau_mem_timing_calc(struct drm_device *, u32 freq, |
940 | struct nouveau_pm_memtiming *); | |
fd99fd61 BS |
941 | extern void nouveau_mem_timing_read(struct drm_device *, |
942 | struct nouveau_pm_memtiming *); | |
c70c41e8 | 943 | extern int nouveau_mem_vbios_type(struct drm_device *); |
a5cf68b0 FJ |
944 | extern struct nouveau_tile_reg *nv10_mem_set_tiling( |
945 | struct drm_device *dev, uint32_t addr, uint32_t size, | |
946 | uint32_t pitch, uint32_t flags); | |
947 | extern void nv10_mem_put_tile_region(struct drm_device *dev, | |
948 | struct nouveau_tile_reg *tile, | |
949 | struct nouveau_fence *fence); | |
573a2a37 | 950 | extern const struct ttm_mem_type_manager_func nouveau_vram_manager; |
26c0c9e3 | 951 | extern const struct ttm_mem_type_manager_func nouveau_gart_manager; |
6ee73861 BS |
952 | |
953 | /* nouveau_notifier.c */ | |
954 | extern int nouveau_notifier_init_channel(struct nouveau_channel *); | |
955 | extern void nouveau_notifier_takedown_channel(struct nouveau_channel *); | |
956 | extern int nouveau_notifier_alloc(struct nouveau_channel *, uint32_t handle, | |
73412c38 BS |
957 | int cout, uint32_t start, uint32_t end, |
958 | uint32_t *offset); | |
6ee73861 BS |
959 | extern int nouveau_notifier_offset(struct nouveau_gpuobj *, uint32_t *); |
960 | extern int nouveau_ioctl_notifier_alloc(struct drm_device *, void *data, | |
961 | struct drm_file *); | |
962 | extern int nouveau_ioctl_notifier_free(struct drm_device *, void *data, | |
963 | struct drm_file *); | |
964 | ||
965 | /* nouveau_channel.c */ | |
966 | extern struct drm_ioctl_desc nouveau_ioctls[]; | |
967 | extern int nouveau_max_ioctl; | |
968 | extern void nouveau_channel_cleanup(struct drm_device *, struct drm_file *); | |
6ee73861 BS |
969 | extern int nouveau_channel_alloc(struct drm_device *dev, |
970 | struct nouveau_channel **chan, | |
971 | struct drm_file *file_priv, | |
972 | uint32_t fb_ctxdma, uint32_t tt_ctxdma); | |
cff5c133 | 973 | extern struct nouveau_channel * |
feeb0aec FJ |
974 | nouveau_channel_get_unlocked(struct nouveau_channel *); |
975 | extern struct nouveau_channel * | |
e8a863c1 | 976 | nouveau_channel_get(struct drm_file *, int id); |
feeb0aec | 977 | extern void nouveau_channel_put_unlocked(struct nouveau_channel **); |
cff5c133 | 978 | extern void nouveau_channel_put(struct nouveau_channel **); |
f091a3d4 FJ |
979 | extern void nouveau_channel_ref(struct nouveau_channel *chan, |
980 | struct nouveau_channel **pchan); | |
6dccd311 | 981 | extern void nouveau_channel_idle(struct nouveau_channel *chan); |
6ee73861 BS |
982 | |
983 | /* nouveau_object.c */ | |
6dfdd7a6 BS |
984 | #define NVOBJ_ENGINE_ADD(d, e, p) do { \ |
985 | struct drm_nouveau_private *dev_priv = (d)->dev_private; \ | |
986 | dev_priv->eng[NVOBJ_ENGINE_##e] = (p); \ | |
987 | } while (0) | |
988 | ||
989 | #define NVOBJ_ENGINE_DEL(d, e) do { \ | |
990 | struct drm_nouveau_private *dev_priv = (d)->dev_private; \ | |
991 | dev_priv->eng[NVOBJ_ENGINE_##e] = NULL; \ | |
992 | } while (0) | |
993 | ||
0b89a072 | 994 | #define NVOBJ_CLASS(d, c, e) do { \ |
b8c157d3 BS |
995 | int ret = nouveau_gpuobj_class_new((d), (c), NVOBJ_ENGINE_##e); \ |
996 | if (ret) \ | |
997 | return ret; \ | |
71298e2f | 998 | } while (0) |
b8c157d3 | 999 | |
0b89a072 | 1000 | #define NVOBJ_MTHD(d, c, m, e) do { \ |
b8c157d3 BS |
1001 | int ret = nouveau_gpuobj_mthd_new((d), (c), (m), (e)); \ |
1002 | if (ret) \ | |
1003 | return ret; \ | |
71298e2f | 1004 | } while (0) |
b8c157d3 | 1005 | |
6ee73861 BS |
1006 | extern int nouveau_gpuobj_early_init(struct drm_device *); |
1007 | extern int nouveau_gpuobj_init(struct drm_device *); | |
1008 | extern void nouveau_gpuobj_takedown(struct drm_device *); | |
6ee73861 | 1009 | extern int nouveau_gpuobj_suspend(struct drm_device *dev); |
6ee73861 | 1010 | extern void nouveau_gpuobj_resume(struct drm_device *dev); |
b8c157d3 BS |
1011 | extern int nouveau_gpuobj_class_new(struct drm_device *, u32 class, u32 eng); |
1012 | extern int nouveau_gpuobj_mthd_new(struct drm_device *, u32 class, u32 mthd, | |
1013 | int (*exec)(struct nouveau_channel *, | |
71298e2f | 1014 | u32 class, u32 mthd, u32 data)); |
b8c157d3 | 1015 | extern int nouveau_gpuobj_mthd_call(struct nouveau_channel *, u32, u32, u32); |
274fec93 | 1016 | extern int nouveau_gpuobj_mthd_call2(struct drm_device *, int, u32, u32, u32); |
6ee73861 BS |
1017 | extern int nouveau_gpuobj_channel_init(struct nouveau_channel *, |
1018 | uint32_t vram_h, uint32_t tt_h); | |
1019 | extern void nouveau_gpuobj_channel_takedown(struct nouveau_channel *); | |
1020 | extern int nouveau_gpuobj_new(struct drm_device *, struct nouveau_channel *, | |
1021 | uint32_t size, int align, uint32_t flags, | |
1022 | struct nouveau_gpuobj **); | |
a8eaebc6 BS |
1023 | extern void nouveau_gpuobj_ref(struct nouveau_gpuobj *, |
1024 | struct nouveau_gpuobj **); | |
43efc9ce BS |
1025 | extern int nouveau_gpuobj_new_fake(struct drm_device *, u32 pinst, u64 vinst, |
1026 | u32 size, u32 flags, | |
a8eaebc6 | 1027 | struct nouveau_gpuobj **); |
6ee73861 BS |
1028 | extern int nouveau_gpuobj_dma_new(struct nouveau_channel *, int class, |
1029 | uint64_t offset, uint64_t size, int access, | |
1030 | int target, struct nouveau_gpuobj **); | |
ceac3099 | 1031 | extern int nouveau_gpuobj_gr_new(struct nouveau_channel *, u32 handle, int class); |
7f4a195f BS |
1032 | extern int nv50_gpuobj_dma_new(struct nouveau_channel *, int class, u64 base, |
1033 | u64 size, int target, int access, u32 type, | |
1034 | u32 comp, struct nouveau_gpuobj **pobj); | |
1035 | extern void nv50_gpuobj_dma_init(struct nouveau_gpuobj *, u32 offset, | |
1036 | int class, u64 base, u64 size, int target, | |
1037 | int access, u32 type, u32 comp); | |
6ee73861 BS |
1038 | extern int nouveau_ioctl_grobj_alloc(struct drm_device *, void *data, |
1039 | struct drm_file *); | |
1040 | extern int nouveau_ioctl_gpuobj_free(struct drm_device *, void *data, | |
1041 | struct drm_file *); | |
1042 | ||
1043 | /* nouveau_irq.c */ | |
35fa2f2a BS |
1044 | extern int nouveau_irq_init(struct drm_device *); |
1045 | extern void nouveau_irq_fini(struct drm_device *); | |
6ee73861 | 1046 | extern irqreturn_t nouveau_irq_handler(DRM_IRQ_ARGS); |
8f8a5448 BS |
1047 | extern void nouveau_irq_register(struct drm_device *, int status_bit, |
1048 | void (*)(struct drm_device *)); | |
1049 | extern void nouveau_irq_unregister(struct drm_device *, int status_bit); | |
6ee73861 BS |
1050 | extern void nouveau_irq_preinstall(struct drm_device *); |
1051 | extern int nouveau_irq_postinstall(struct drm_device *); | |
1052 | extern void nouveau_irq_uninstall(struct drm_device *); | |
1053 | ||
1054 | /* nouveau_sgdma.c */ | |
1055 | extern int nouveau_sgdma_init(struct drm_device *); | |
1056 | extern void nouveau_sgdma_takedown(struct drm_device *); | |
fd70b6cd FJ |
1057 | extern uint32_t nouveau_sgdma_get_physical(struct drm_device *, |
1058 | uint32_t offset); | |
649bf3ca JG |
1059 | extern struct ttm_tt *nouveau_sgdma_create_ttm(struct ttm_bo_device *bdev, |
1060 | unsigned long size, | |
1061 | uint32_t page_flags, | |
1062 | struct page *dummy_read_page); | |
6ee73861 BS |
1063 | |
1064 | /* nouveau_debugfs.c */ | |
1065 | #if defined(CONFIG_DRM_NOUVEAU_DEBUG) | |
1066 | extern int nouveau_debugfs_init(struct drm_minor *); | |
1067 | extern void nouveau_debugfs_takedown(struct drm_minor *); | |
1068 | extern int nouveau_debugfs_channel_init(struct nouveau_channel *); | |
1069 | extern void nouveau_debugfs_channel_fini(struct nouveau_channel *); | |
1070 | #else | |
1071 | static inline int | |
1072 | nouveau_debugfs_init(struct drm_minor *minor) | |
1073 | { | |
1074 | return 0; | |
1075 | } | |
1076 | ||
1077 | static inline void nouveau_debugfs_takedown(struct drm_minor *minor) | |
1078 | { | |
1079 | } | |
1080 | ||
1081 | static inline int | |
1082 | nouveau_debugfs_channel_init(struct nouveau_channel *chan) | |
1083 | { | |
1084 | return 0; | |
1085 | } | |
1086 | ||
1087 | static inline void | |
1088 | nouveau_debugfs_channel_fini(struct nouveau_channel *chan) | |
1089 | { | |
1090 | } | |
1091 | #endif | |
1092 | ||
1093 | /* nouveau_dma.c */ | |
75c99da6 | 1094 | extern void nouveau_dma_pre_init(struct nouveau_channel *); |
6ee73861 | 1095 | extern int nouveau_dma_init(struct nouveau_channel *); |
9a391ad8 | 1096 | extern int nouveau_dma_wait(struct nouveau_channel *, int slots, int size); |
6ee73861 BS |
1097 | |
1098 | /* nouveau_acpi.c */ | |
afeb3e11 | 1099 | #define ROM_BIOS_PAGE 4096 |
2f41a7f1 | 1100 | #if defined(CONFIG_ACPI) |
6a9ee8af DA |
1101 | void nouveau_register_dsm_handler(void); |
1102 | void nouveau_unregister_dsm_handler(void); | |
d099230c | 1103 | void nouveau_switcheroo_optimus_dsm(void); |
afeb3e11 DA |
1104 | int nouveau_acpi_get_bios_chunk(uint8_t *bios, int offset, int len); |
1105 | bool nouveau_acpi_rom_supported(struct pci_dev *pdev); | |
a6ed76d7 | 1106 | int nouveau_acpi_edid(struct drm_device *, struct drm_connector *); |
8edb381d DA |
1107 | #else |
1108 | static inline void nouveau_register_dsm_handler(void) {} | |
1109 | static inline void nouveau_unregister_dsm_handler(void) {} | |
d099230c | 1110 | static inline void nouveau_switcheroo_optimus_dsm(void) {} |
afeb3e11 DA |
1111 | static inline bool nouveau_acpi_rom_supported(struct pci_dev *pdev) { return false; } |
1112 | static inline int nouveau_acpi_get_bios_chunk(uint8_t *bios, int offset, int len) { return -EINVAL; } | |
5620ba46 | 1113 | static inline int nouveau_acpi_edid(struct drm_device *dev, struct drm_connector *connector) { return -EINVAL; } |
8edb381d | 1114 | #endif |
6ee73861 BS |
1115 | |
1116 | /* nouveau_backlight.c */ | |
1117 | #ifdef CONFIG_DRM_NOUVEAU_BACKLIGHT | |
10b461e4 BS |
1118 | extern int nouveau_backlight_init(struct drm_device *); |
1119 | extern void nouveau_backlight_exit(struct drm_device *); | |
6ee73861 | 1120 | #else |
10b461e4 | 1121 | static inline int nouveau_backlight_init(struct drm_device *dev) |
6ee73861 BS |
1122 | { |
1123 | return 0; | |
1124 | } | |
1125 | ||
10b461e4 | 1126 | static inline void nouveau_backlight_exit(struct drm_device *dev) { } |
6ee73861 BS |
1127 | #endif |
1128 | ||
1129 | /* nouveau_bios.c */ | |
1130 | extern int nouveau_bios_init(struct drm_device *); | |
1131 | extern void nouveau_bios_takedown(struct drm_device *dev); | |
1132 | extern int nouveau_run_vbios_init(struct drm_device *); | |
1133 | extern void nouveau_bios_run_init_table(struct drm_device *, uint16_t table, | |
02e4f587 | 1134 | struct dcb_entry *, int crtc); |
59ef9742 | 1135 | extern void nouveau_bios_init_exec(struct drm_device *, uint16_t table); |
6ee73861 BS |
1136 | extern struct dcb_connector_table_entry * |
1137 | nouveau_bios_connector_entry(struct drm_device *, int index); | |
855a95e4 | 1138 | extern u32 get_pll_register(struct drm_device *, enum pll_types); |
6ee73861 BS |
1139 | extern int get_pll_limits(struct drm_device *, uint32_t limit_match, |
1140 | struct pll_lims *); | |
02e4f587 BS |
1141 | extern int nouveau_bios_run_display_table(struct drm_device *, u16 id, int clk, |
1142 | struct dcb_entry *, int crtc); | |
6ee73861 BS |
1143 | extern bool nouveau_bios_fp_mode(struct drm_device *, struct drm_display_mode *); |
1144 | extern uint8_t *nouveau_bios_embedded_edid(struct drm_device *); | |
1145 | extern int nouveau_bios_parse_lvds_table(struct drm_device *, int pxclk, | |
1146 | bool *dl, bool *if_is_24bit); | |
1147 | extern int run_tmds_table(struct drm_device *, struct dcb_entry *, | |
1148 | int head, int pxclk); | |
1149 | extern int call_lvds_script(struct drm_device *, struct dcb_entry *, int head, | |
1150 | enum LVDS_script, int pxclk); | |
721b0821 | 1151 | bool bios_encoder_match(struct dcb_entry *, u32 hash); |
6ee73861 | 1152 | |
b4c26818 BS |
1153 | /* nouveau_mxm.c */ |
1154 | int nouveau_mxm_init(struct drm_device *dev); | |
1155 | void nouveau_mxm_fini(struct drm_device *dev); | |
1156 | ||
6ee73861 BS |
1157 | /* nouveau_ttm.c */ |
1158 | int nouveau_ttm_global_init(struct drm_nouveau_private *); | |
1159 | void nouveau_ttm_global_release(struct drm_nouveau_private *); | |
1160 | int nouveau_ttm_mmap(struct file *, struct vm_area_struct *); | |
1161 | ||
25575b41 BS |
1162 | /* nouveau_hdmi.c */ |
1163 | void nouveau_hdmi_mode_set(struct drm_encoder *, struct drm_display_mode *); | |
1164 | ||
6ee73861 | 1165 | /* nv04_fb.c */ |
7ad2d31c | 1166 | extern int nv04_fb_vram_init(struct drm_device *); |
6ee73861 BS |
1167 | extern int nv04_fb_init(struct drm_device *); |
1168 | extern void nv04_fb_takedown(struct drm_device *); | |
1169 | ||
1170 | /* nv10_fb.c */ | |
7ad2d31c BS |
1171 | extern int nv10_fb_vram_init(struct drm_device *dev); |
1172 | extern int nv1a_fb_vram_init(struct drm_device *dev); | |
6ee73861 BS |
1173 | extern int nv10_fb_init(struct drm_device *); |
1174 | extern void nv10_fb_takedown(struct drm_device *); | |
a5cf68b0 FJ |
1175 | extern void nv10_fb_init_tile_region(struct drm_device *dev, int i, |
1176 | uint32_t addr, uint32_t size, | |
1177 | uint32_t pitch, uint32_t flags); | |
1178 | extern void nv10_fb_set_tile_region(struct drm_device *dev, int i); | |
1179 | extern void nv10_fb_free_tile_region(struct drm_device *dev, int i); | |
6ee73861 | 1180 | |
d81c19e3 BS |
1181 | /* nv20_fb.c */ |
1182 | extern int nv20_fb_vram_init(struct drm_device *dev); | |
1183 | extern int nv20_fb_init(struct drm_device *); | |
1184 | extern void nv20_fb_takedown(struct drm_device *); | |
1185 | extern void nv20_fb_init_tile_region(struct drm_device *dev, int i, | |
1186 | uint32_t addr, uint32_t size, | |
1187 | uint32_t pitch, uint32_t flags); | |
1188 | extern void nv20_fb_set_tile_region(struct drm_device *dev, int i); | |
1189 | extern void nv20_fb_free_tile_region(struct drm_device *dev, int i); | |
1190 | ||
8bded189 FJ |
1191 | /* nv30_fb.c */ |
1192 | extern int nv30_fb_init(struct drm_device *); | |
1193 | extern void nv30_fb_takedown(struct drm_device *); | |
a5cf68b0 FJ |
1194 | extern void nv30_fb_init_tile_region(struct drm_device *dev, int i, |
1195 | uint32_t addr, uint32_t size, | |
1196 | uint32_t pitch, uint32_t flags); | |
1197 | extern void nv30_fb_free_tile_region(struct drm_device *dev, int i); | |
8bded189 | 1198 | |
6ee73861 | 1199 | /* nv40_fb.c */ |
ff92a6cd | 1200 | extern int nv40_fb_vram_init(struct drm_device *dev); |
6ee73861 BS |
1201 | extern int nv40_fb_init(struct drm_device *); |
1202 | extern void nv40_fb_takedown(struct drm_device *); | |
a5cf68b0 FJ |
1203 | extern void nv40_fb_set_tile_region(struct drm_device *dev, int i); |
1204 | ||
304424e1 MK |
1205 | /* nv50_fb.c */ |
1206 | extern int nv50_fb_init(struct drm_device *); | |
1207 | extern void nv50_fb_takedown(struct drm_device *); | |
6fdb383e | 1208 | extern void nv50_fb_vm_trap(struct drm_device *, int display); |
304424e1 | 1209 | |
4b223eef BS |
1210 | /* nvc0_fb.c */ |
1211 | extern int nvc0_fb_init(struct drm_device *); | |
1212 | extern void nvc0_fb_takedown(struct drm_device *); | |
1213 | ||
6ee73861 BS |
1214 | /* nv04_fifo.c */ |
1215 | extern int nv04_fifo_init(struct drm_device *); | |
5178d40d | 1216 | extern void nv04_fifo_fini(struct drm_device *); |
6ee73861 BS |
1217 | extern void nv04_fifo_disable(struct drm_device *); |
1218 | extern void nv04_fifo_enable(struct drm_device *); | |
1219 | extern bool nv04_fifo_reassign(struct drm_device *, bool); | |
588d7d12 | 1220 | extern bool nv04_fifo_cache_pull(struct drm_device *, bool); |
6ee73861 BS |
1221 | extern int nv04_fifo_channel_id(struct drm_device *); |
1222 | extern int nv04_fifo_create_context(struct nouveau_channel *); | |
1223 | extern void nv04_fifo_destroy_context(struct nouveau_channel *); | |
1224 | extern int nv04_fifo_load_context(struct nouveau_channel *); | |
1225 | extern int nv04_fifo_unload_context(struct drm_device *); | |
5178d40d | 1226 | extern void nv04_fifo_isr(struct drm_device *); |
6ee73861 BS |
1227 | |
1228 | /* nv10_fifo.c */ | |
1229 | extern int nv10_fifo_init(struct drm_device *); | |
1230 | extern int nv10_fifo_channel_id(struct drm_device *); | |
1231 | extern int nv10_fifo_create_context(struct nouveau_channel *); | |
6ee73861 BS |
1232 | extern int nv10_fifo_load_context(struct nouveau_channel *); |
1233 | extern int nv10_fifo_unload_context(struct drm_device *); | |
1234 | ||
1235 | /* nv40_fifo.c */ | |
1236 | extern int nv40_fifo_init(struct drm_device *); | |
1237 | extern int nv40_fifo_create_context(struct nouveau_channel *); | |
6ee73861 BS |
1238 | extern int nv40_fifo_load_context(struct nouveau_channel *); |
1239 | extern int nv40_fifo_unload_context(struct drm_device *); | |
1240 | ||
1241 | /* nv50_fifo.c */ | |
1242 | extern int nv50_fifo_init(struct drm_device *); | |
1243 | extern void nv50_fifo_takedown(struct drm_device *); | |
1244 | extern int nv50_fifo_channel_id(struct drm_device *); | |
1245 | extern int nv50_fifo_create_context(struct nouveau_channel *); | |
1246 | extern void nv50_fifo_destroy_context(struct nouveau_channel *); | |
1247 | extern int nv50_fifo_load_context(struct nouveau_channel *); | |
1248 | extern int nv50_fifo_unload_context(struct drm_device *); | |
56ac7475 | 1249 | extern void nv50_fifo_tlb_flush(struct drm_device *dev); |
6ee73861 | 1250 | |
4b223eef BS |
1251 | /* nvc0_fifo.c */ |
1252 | extern int nvc0_fifo_init(struct drm_device *); | |
1253 | extern void nvc0_fifo_takedown(struct drm_device *); | |
1254 | extern void nvc0_fifo_disable(struct drm_device *); | |
1255 | extern void nvc0_fifo_enable(struct drm_device *); | |
1256 | extern bool nvc0_fifo_reassign(struct drm_device *, bool); | |
4b223eef BS |
1257 | extern bool nvc0_fifo_cache_pull(struct drm_device *, bool); |
1258 | extern int nvc0_fifo_channel_id(struct drm_device *); | |
1259 | extern int nvc0_fifo_create_context(struct nouveau_channel *); | |
1260 | extern void nvc0_fifo_destroy_context(struct nouveau_channel *); | |
1261 | extern int nvc0_fifo_load_context(struct nouveau_channel *); | |
1262 | extern int nvc0_fifo_unload_context(struct drm_device *); | |
1263 | ||
6ee73861 | 1264 | /* nv04_graph.c */ |
4976986b | 1265 | extern int nv04_graph_create(struct drm_device *); |
4976986b | 1266 | extern int nv04_graph_object_new(struct nouveau_channel *, int, u32, u16); |
332b242f FJ |
1267 | extern int nv04_graph_mthd_page_flip(struct nouveau_channel *chan, |
1268 | u32 class, u32 mthd, u32 data); | |
274fec93 | 1269 | extern struct nouveau_bitfield nv04_graph_nsource[]; |
6ee73861 BS |
1270 | |
1271 | /* nv10_graph.c */ | |
d11db279 | 1272 | extern int nv10_graph_create(struct drm_device *); |
6ee73861 | 1273 | extern struct nouveau_channel *nv10_graph_channel(struct drm_device *); |
274fec93 BS |
1274 | extern struct nouveau_bitfield nv10_graph_intr[]; |
1275 | extern struct nouveau_bitfield nv10_graph_nstatus[]; | |
6ee73861 BS |
1276 | |
1277 | /* nv20_graph.c */ | |
a0b1de84 | 1278 | extern int nv20_graph_create(struct drm_device *); |
6ee73861 BS |
1279 | |
1280 | /* nv40_graph.c */ | |
39c8d368 | 1281 | extern int nv40_graph_create(struct drm_device *); |
054b93e4 | 1282 | extern void nv40_grctx_init(struct nouveau_grctx *); |
6ee73861 BS |
1283 | |
1284 | /* nv50_graph.c */ | |
2703c21a | 1285 | extern int nv50_graph_create(struct drm_device *); |
d5f3c90d | 1286 | extern int nv50_grctx_init(struct nouveau_grctx *); |
6effe393 | 1287 | extern struct nouveau_enum nv50_data_error_names[]; |
7ff5441e | 1288 | extern int nv50_graph_isr_chid(struct drm_device *dev, u64 inst); |
6ee73861 | 1289 | |
4b223eef | 1290 | /* nvc0_graph.c */ |
7a45cd19 | 1291 | extern int nvc0_graph_create(struct drm_device *); |
d5a27370 | 1292 | extern int nvc0_graph_isr_chid(struct drm_device *dev, u64 inst); |
4b223eef | 1293 | |
bd2e597d | 1294 | /* nv84_crypt.c */ |
6dfdd7a6 | 1295 | extern int nv84_crypt_create(struct drm_device *); |
bd2e597d | 1296 | |
8f27c543 BS |
1297 | /* nv98_crypt.c */ |
1298 | extern int nv98_crypt_create(struct drm_device *dev); | |
1299 | ||
7ff5441e BS |
1300 | /* nva3_copy.c */ |
1301 | extern int nva3_copy_create(struct drm_device *dev); | |
1302 | ||
1303 | /* nvc0_copy.c */ | |
1304 | extern int nvc0_copy_create(struct drm_device *dev, int engine); | |
1305 | ||
323dcac5 BS |
1306 | /* nv31_mpeg.c */ |
1307 | extern int nv31_mpeg_create(struct drm_device *dev); | |
a02ccc7f | 1308 | |
93187450 BS |
1309 | /* nv50_mpeg.c */ |
1310 | extern int nv50_mpeg_create(struct drm_device *dev); | |
c0924326 | 1311 | |
8f27c543 BS |
1312 | /* nv84_bsp.c */ |
1313 | /* nv98_bsp.c */ | |
1314 | extern int nv84_bsp_create(struct drm_device *dev); | |
1315 | ||
1316 | /* nv84_vp.c */ | |
1317 | /* nv98_vp.c */ | |
1318 | extern int nv84_vp_create(struct drm_device *dev); | |
1319 | ||
1320 | /* nv98_ppp.c */ | |
1321 | extern int nv98_ppp_create(struct drm_device *dev); | |
1322 | ||
6ee73861 BS |
1323 | /* nv04_instmem.c */ |
1324 | extern int nv04_instmem_init(struct drm_device *); | |
1325 | extern void nv04_instmem_takedown(struct drm_device *); | |
1326 | extern int nv04_instmem_suspend(struct drm_device *); | |
1327 | extern void nv04_instmem_resume(struct drm_device *); | |
6e32fedc BS |
1328 | extern int nv04_instmem_get(struct nouveau_gpuobj *, struct nouveau_channel *, |
1329 | u32 size, u32 align); | |
e41115d0 BS |
1330 | extern void nv04_instmem_put(struct nouveau_gpuobj *); |
1331 | extern int nv04_instmem_map(struct nouveau_gpuobj *); | |
1332 | extern void nv04_instmem_unmap(struct nouveau_gpuobj *); | |
f56cb86f | 1333 | extern void nv04_instmem_flush(struct drm_device *); |
6ee73861 BS |
1334 | |
1335 | /* nv50_instmem.c */ | |
1336 | extern int nv50_instmem_init(struct drm_device *); | |
1337 | extern void nv50_instmem_takedown(struct drm_device *); | |
1338 | extern int nv50_instmem_suspend(struct drm_device *); | |
1339 | extern void nv50_instmem_resume(struct drm_device *); | |
6e32fedc BS |
1340 | extern int nv50_instmem_get(struct nouveau_gpuobj *, struct nouveau_channel *, |
1341 | u32 size, u32 align); | |
e41115d0 BS |
1342 | extern void nv50_instmem_put(struct nouveau_gpuobj *); |
1343 | extern int nv50_instmem_map(struct nouveau_gpuobj *); | |
1344 | extern void nv50_instmem_unmap(struct nouveau_gpuobj *); | |
f56cb86f | 1345 | extern void nv50_instmem_flush(struct drm_device *); |
734ee835 | 1346 | extern void nv84_instmem_flush(struct drm_device *); |
6ee73861 | 1347 | |
4b223eef BS |
1348 | /* nvc0_instmem.c */ |
1349 | extern int nvc0_instmem_init(struct drm_device *); | |
1350 | extern void nvc0_instmem_takedown(struct drm_device *); | |
1351 | extern int nvc0_instmem_suspend(struct drm_device *); | |
1352 | extern void nvc0_instmem_resume(struct drm_device *); | |
4b223eef | 1353 | |
6ee73861 BS |
1354 | /* nv04_mc.c */ |
1355 | extern int nv04_mc_init(struct drm_device *); | |
1356 | extern void nv04_mc_takedown(struct drm_device *); | |
1357 | ||
1358 | /* nv40_mc.c */ | |
1359 | extern int nv40_mc_init(struct drm_device *); | |
1360 | extern void nv40_mc_takedown(struct drm_device *); | |
1361 | ||
1362 | /* nv50_mc.c */ | |
1363 | extern int nv50_mc_init(struct drm_device *); | |
1364 | extern void nv50_mc_takedown(struct drm_device *); | |
1365 | ||
1366 | /* nv04_timer.c */ | |
1367 | extern int nv04_timer_init(struct drm_device *); | |
1368 | extern uint64_t nv04_timer_read(struct drm_device *); | |
1369 | extern void nv04_timer_takedown(struct drm_device *); | |
1370 | ||
1371 | extern long nouveau_compat_ioctl(struct file *file, unsigned int cmd, | |
1372 | unsigned long arg); | |
1373 | ||
1374 | /* nv04_dac.c */ | |
8f1a6086 | 1375 | extern int nv04_dac_create(struct drm_connector *, struct dcb_entry *); |
11d6eb2a | 1376 | extern uint32_t nv17_dac_sample_load(struct drm_encoder *encoder); |
6ee73861 BS |
1377 | extern int nv04_dac_output_offset(struct drm_encoder *encoder); |
1378 | extern void nv04_dac_update_dacclk(struct drm_encoder *encoder, bool enable); | |
8ccfe9e0 | 1379 | extern bool nv04_dac_in_use(struct drm_encoder *encoder); |
6ee73861 BS |
1380 | |
1381 | /* nv04_dfp.c */ | |
8f1a6086 | 1382 | extern int nv04_dfp_create(struct drm_connector *, struct dcb_entry *); |
6ee73861 BS |
1383 | extern int nv04_dfp_get_bound_head(struct drm_device *dev, struct dcb_entry *dcbent); |
1384 | extern void nv04_dfp_bind_head(struct drm_device *dev, struct dcb_entry *dcbent, | |
1385 | int head, bool dl); | |
1386 | extern void nv04_dfp_disable(struct drm_device *dev, int head); | |
1387 | extern void nv04_dfp_update_fp_control(struct drm_encoder *encoder, int mode); | |
1388 | ||
1389 | /* nv04_tv.c */ | |
1390 | extern int nv04_tv_identify(struct drm_device *dev, int i2c_index); | |
8f1a6086 | 1391 | extern int nv04_tv_create(struct drm_connector *, struct dcb_entry *); |
6ee73861 BS |
1392 | |
1393 | /* nv17_tv.c */ | |
8f1a6086 | 1394 | extern int nv17_tv_create(struct drm_connector *, struct dcb_entry *); |
6ee73861 BS |
1395 | |
1396 | /* nv04_display.c */ | |
c88c2e06 FJ |
1397 | extern int nv04_display_early_init(struct drm_device *); |
1398 | extern void nv04_display_late_takedown(struct drm_device *); | |
6ee73861 BS |
1399 | extern int nv04_display_create(struct drm_device *); |
1400 | extern void nv04_display_destroy(struct drm_device *); | |
2a44e499 BS |
1401 | extern int nv04_display_init(struct drm_device *); |
1402 | extern void nv04_display_fini(struct drm_device *); | |
6ee73861 | 1403 | |
26f6d88b BS |
1404 | /* nvd0_display.c */ |
1405 | extern int nvd0_display_create(struct drm_device *); | |
26f6d88b | 1406 | extern void nvd0_display_destroy(struct drm_device *); |
2a44e499 BS |
1407 | extern int nvd0_display_init(struct drm_device *); |
1408 | extern void nvd0_display_fini(struct drm_device *); | |
3376ee37 BS |
1409 | struct nouveau_bo *nvd0_display_crtc_sema(struct drm_device *, int crtc); |
1410 | void nvd0_display_flip_stop(struct drm_crtc *); | |
1411 | int nvd0_display_flip_next(struct drm_crtc *, struct drm_framebuffer *, | |
1412 | struct nouveau_channel *, u32 swap_interval); | |
26f6d88b | 1413 | |
6ee73861 BS |
1414 | /* nv04_crtc.c */ |
1415 | extern int nv04_crtc_create(struct drm_device *, int index); | |
1416 | ||
1417 | /* nouveau_bo.c */ | |
1418 | extern struct ttm_bo_driver nouveau_bo_driver; | |
7375c95b BS |
1419 | extern int nouveau_bo_new(struct drm_device *, int size, int align, |
1420 | uint32_t flags, uint32_t tile_mode, | |
1421 | uint32_t tile_flags, struct nouveau_bo **); | |
6ee73861 BS |
1422 | extern int nouveau_bo_pin(struct nouveau_bo *, uint32_t flags); |
1423 | extern int nouveau_bo_unpin(struct nouveau_bo *); | |
1424 | extern int nouveau_bo_map(struct nouveau_bo *); | |
1425 | extern void nouveau_bo_unmap(struct nouveau_bo *); | |
78ad0f7b FJ |
1426 | extern void nouveau_bo_placement_set(struct nouveau_bo *, uint32_t type, |
1427 | uint32_t busy); | |
6ee73861 BS |
1428 | extern u16 nouveau_bo_rd16(struct nouveau_bo *nvbo, unsigned index); |
1429 | extern void nouveau_bo_wr16(struct nouveau_bo *nvbo, unsigned index, u16 val); | |
1430 | extern u32 nouveau_bo_rd32(struct nouveau_bo *nvbo, unsigned index); | |
1431 | extern void nouveau_bo_wr32(struct nouveau_bo *nvbo, unsigned index, u32 val); | |
332b242f | 1432 | extern void nouveau_bo_fence(struct nouveau_bo *, struct nouveau_fence *); |
7a45d764 BS |
1433 | extern int nouveau_bo_validate(struct nouveau_bo *, bool interruptible, |
1434 | bool no_wait_reserve, bool no_wait_gpu); | |
6ee73861 | 1435 | |
fd2871af BS |
1436 | extern struct nouveau_vma * |
1437 | nouveau_bo_vma_find(struct nouveau_bo *, struct nouveau_vm *); | |
1438 | extern int nouveau_bo_vma_add(struct nouveau_bo *, struct nouveau_vm *, | |
1439 | struct nouveau_vma *); | |
1440 | extern void nouveau_bo_vma_del(struct nouveau_bo *, struct nouveau_vma *); | |
1441 | ||
6ee73861 BS |
1442 | /* nouveau_fence.c */ |
1443 | struct nouveau_fence; | |
0c6c1c2f FJ |
1444 | extern int nouveau_fence_init(struct drm_device *); |
1445 | extern void nouveau_fence_fini(struct drm_device *); | |
2730723b FJ |
1446 | extern int nouveau_fence_channel_init(struct nouveau_channel *); |
1447 | extern void nouveau_fence_channel_fini(struct nouveau_channel *); | |
6ee73861 BS |
1448 | extern void nouveau_fence_update(struct nouveau_channel *); |
1449 | extern int nouveau_fence_new(struct nouveau_channel *, struct nouveau_fence **, | |
1450 | bool emit); | |
1451 | extern int nouveau_fence_emit(struct nouveau_fence *); | |
8ac3891b FJ |
1452 | extern void nouveau_fence_work(struct nouveau_fence *fence, |
1453 | void (*work)(void *priv, bool signalled), | |
1454 | void *priv); | |
6ee73861 | 1455 | struct nouveau_channel *nouveau_fence_channel(struct nouveau_fence *); |
382d62e5 MS |
1456 | |
1457 | extern bool __nouveau_fence_signalled(void *obj, void *arg); | |
1458 | extern int __nouveau_fence_wait(void *obj, void *arg, bool lazy, bool intr); | |
1459 | extern int __nouveau_fence_flush(void *obj, void *arg); | |
1460 | extern void __nouveau_fence_unref(void **obj); | |
1461 | extern void *__nouveau_fence_ref(void *obj); | |
1462 | ||
1463 | static inline bool nouveau_fence_signalled(struct nouveau_fence *obj) | |
1464 | { | |
1465 | return __nouveau_fence_signalled(obj, NULL); | |
1466 | } | |
1467 | static inline int | |
1468 | nouveau_fence_wait(struct nouveau_fence *obj, bool lazy, bool intr) | |
1469 | { | |
1470 | return __nouveau_fence_wait(obj, NULL, lazy, intr); | |
1471 | } | |
2730723b | 1472 | extern int nouveau_fence_sync(struct nouveau_fence *, struct nouveau_channel *); |
382d62e5 MS |
1473 | static inline int nouveau_fence_flush(struct nouveau_fence *obj) |
1474 | { | |
1475 | return __nouveau_fence_flush(obj, NULL); | |
1476 | } | |
1477 | static inline void nouveau_fence_unref(struct nouveau_fence **obj) | |
1478 | { | |
1479 | __nouveau_fence_unref((void **)obj); | |
1480 | } | |
1481 | static inline struct nouveau_fence *nouveau_fence_ref(struct nouveau_fence *obj) | |
1482 | { | |
1483 | return __nouveau_fence_ref(obj); | |
1484 | } | |
6ee73861 BS |
1485 | |
1486 | /* nouveau_gem.c */ | |
f6d4e621 BS |
1487 | extern int nouveau_gem_new(struct drm_device *, int size, int align, |
1488 | uint32_t domain, uint32_t tile_mode, | |
1489 | uint32_t tile_flags, struct nouveau_bo **); | |
6ee73861 BS |
1490 | extern int nouveau_gem_object_new(struct drm_gem_object *); |
1491 | extern void nouveau_gem_object_del(struct drm_gem_object *); | |
639212d0 BS |
1492 | extern int nouveau_gem_object_open(struct drm_gem_object *, struct drm_file *); |
1493 | extern void nouveau_gem_object_close(struct drm_gem_object *, | |
1494 | struct drm_file *); | |
6ee73861 BS |
1495 | extern int nouveau_gem_ioctl_new(struct drm_device *, void *, |
1496 | struct drm_file *); | |
1497 | extern int nouveau_gem_ioctl_pushbuf(struct drm_device *, void *, | |
1498 | struct drm_file *); | |
6ee73861 BS |
1499 | extern int nouveau_gem_ioctl_cpu_prep(struct drm_device *, void *, |
1500 | struct drm_file *); | |
1501 | extern int nouveau_gem_ioctl_cpu_fini(struct drm_device *, void *, | |
1502 | struct drm_file *); | |
1503 | extern int nouveau_gem_ioctl_info(struct drm_device *, void *, | |
1504 | struct drm_file *); | |
1505 | ||
042206c0 | 1506 | /* nouveau_display.c */ |
27d5030a BS |
1507 | int nouveau_display_create(struct drm_device *dev); |
1508 | void nouveau_display_destroy(struct drm_device *dev); | |
f62b27db BS |
1509 | int nouveau_display_init(struct drm_device *dev); |
1510 | void nouveau_display_fini(struct drm_device *dev); | |
042206c0 FJ |
1511 | int nouveau_vblank_enable(struct drm_device *dev, int crtc); |
1512 | void nouveau_vblank_disable(struct drm_device *dev, int crtc); | |
332b242f FJ |
1513 | int nouveau_crtc_page_flip(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
1514 | struct drm_pending_vblank_event *event); | |
1515 | int nouveau_finish_page_flip(struct nouveau_channel *, | |
1516 | struct nouveau_page_flip_state *); | |
33dbc27f BS |
1517 | int nouveau_display_dumb_create(struct drm_file *, struct drm_device *, |
1518 | struct drm_mode_create_dumb *args); | |
1519 | int nouveau_display_dumb_map_offset(struct drm_file *, struct drm_device *, | |
1520 | uint32_t handle, uint64_t *offset); | |
1521 | int nouveau_display_dumb_destroy(struct drm_file *, struct drm_device *, | |
1522 | uint32_t handle); | |
042206c0 | 1523 | |
ee2e0131 | 1524 | /* nv10_gpio.c */ |
a0b25635 BS |
1525 | int nv10_gpio_init(struct drm_device *dev); |
1526 | void nv10_gpio_fini(struct drm_device *dev); | |
1527 | int nv10_gpio_drive(struct drm_device *dev, int line, int dir, int out); | |
1528 | int nv10_gpio_sense(struct drm_device *dev, int line); | |
1529 | void nv10_gpio_irq_enable(struct drm_device *, int line, bool on); | |
6ee73861 | 1530 | |
45284162 | 1531 | /* nv50_gpio.c */ |
ee2e0131 | 1532 | int nv50_gpio_init(struct drm_device *dev); |
2cbd4c81 | 1533 | void nv50_gpio_fini(struct drm_device *dev); |
a0b25635 BS |
1534 | int nv50_gpio_drive(struct drm_device *dev, int line, int dir, int out); |
1535 | int nv50_gpio_sense(struct drm_device *dev, int line); | |
1536 | void nv50_gpio_irq_enable(struct drm_device *, int line, bool on); | |
1537 | int nvd0_gpio_drive(struct drm_device *dev, int line, int dir, int out); | |
1538 | int nvd0_gpio_sense(struct drm_device *dev, int line); | |
1539 | ||
1540 | /* nv50_calc.c */ | |
e9ebb68b BS |
1541 | int nv50_calc_pll(struct drm_device *, struct pll_lims *, int clk, |
1542 | int *N1, int *M1, int *N2, int *M2, int *P); | |
52eba8dd BS |
1543 | int nva3_calc_pll(struct drm_device *, struct pll_lims *, |
1544 | int clk, int *N, int *fN, int *M, int *P); | |
e9ebb68b | 1545 | |
6ee73861 BS |
1546 | #ifndef ioread32_native |
1547 | #ifdef __BIG_ENDIAN | |
1548 | #define ioread16_native ioread16be | |
1549 | #define iowrite16_native iowrite16be | |
1550 | #define ioread32_native ioread32be | |
1551 | #define iowrite32_native iowrite32be | |
1552 | #else /* def __BIG_ENDIAN */ | |
1553 | #define ioread16_native ioread16 | |
1554 | #define iowrite16_native iowrite16 | |
1555 | #define ioread32_native ioread32 | |
1556 | #define iowrite32_native iowrite32 | |
1557 | #endif /* def __BIG_ENDIAN else */ | |
1558 | #endif /* !ioread32_native */ | |
1559 | ||
1560 | /* channel control reg access */ | |
1561 | static inline u32 nvchan_rd32(struct nouveau_channel *chan, unsigned reg) | |
1562 | { | |
1563 | return ioread32_native(chan->user + reg); | |
1564 | } | |
1565 | ||
1566 | static inline void nvchan_wr32(struct nouveau_channel *chan, | |
1567 | unsigned reg, u32 val) | |
1568 | { | |
1569 | iowrite32_native(val, chan->user + reg); | |
1570 | } | |
1571 | ||
1572 | /* register access */ | |
1573 | static inline u32 nv_rd32(struct drm_device *dev, unsigned reg) | |
1574 | { | |
1575 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1576 | return ioread32_native(dev_priv->mmio + reg); | |
1577 | } | |
1578 | ||
1579 | static inline void nv_wr32(struct drm_device *dev, unsigned reg, u32 val) | |
1580 | { | |
1581 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1582 | iowrite32_native(val, dev_priv->mmio + reg); | |
1583 | } | |
1584 | ||
2a7fdb2b | 1585 | static inline u32 nv_mask(struct drm_device *dev, u32 reg, u32 mask, u32 val) |
49eed80a BS |
1586 | { |
1587 | u32 tmp = nv_rd32(dev, reg); | |
2a7fdb2b BS |
1588 | nv_wr32(dev, reg, (tmp & ~mask) | val); |
1589 | return tmp; | |
49eed80a BS |
1590 | } |
1591 | ||
6ee73861 BS |
1592 | static inline u8 nv_rd08(struct drm_device *dev, unsigned reg) |
1593 | { | |
1594 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1595 | return ioread8(dev_priv->mmio + reg); | |
1596 | } | |
1597 | ||
1598 | static inline void nv_wr08(struct drm_device *dev, unsigned reg, u8 val) | |
1599 | { | |
1600 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1601 | iowrite8(val, dev_priv->mmio + reg); | |
1602 | } | |
1603 | ||
4b5c152a | 1604 | #define nv_wait(dev, reg, mask, val) \ |
12fb9525 BS |
1605 | nouveau_wait_eq(dev, 2000000000ULL, (reg), (mask), (val)) |
1606 | #define nv_wait_ne(dev, reg, mask, val) \ | |
1607 | nouveau_wait_ne(dev, 2000000000ULL, (reg), (mask), (val)) | |
78e2933d BS |
1608 | #define nv_wait_cb(dev, func, data) \ |
1609 | nouveau_wait_cb(dev, 2000000000ULL, (func), (data)) | |
6ee73861 BS |
1610 | |
1611 | /* PRAMIN access */ | |
1612 | static inline u32 nv_ri32(struct drm_device *dev, unsigned offset) | |
1613 | { | |
1614 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1615 | return ioread32_native(dev_priv->ramin + offset); | |
1616 | } | |
1617 | ||
1618 | static inline void nv_wi32(struct drm_device *dev, unsigned offset, u32 val) | |
1619 | { | |
1620 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1621 | iowrite32_native(val, dev_priv->ramin + offset); | |
1622 | } | |
1623 | ||
1624 | /* object access */ | |
b3beb167 BS |
1625 | extern u32 nv_ro32(struct nouveau_gpuobj *, u32 offset); |
1626 | extern void nv_wo32(struct nouveau_gpuobj *, u32 offset, u32 val); | |
6ee73861 BS |
1627 | |
1628 | /* | |
1629 | * Logging | |
1630 | * Argument d is (struct drm_device *). | |
1631 | */ | |
1632 | #define NV_PRINTK(level, d, fmt, arg...) \ | |
1633 | printk(level "[" DRM_NAME "] " DRIVER_NAME " %s: " fmt, \ | |
1634 | pci_name(d->pdev), ##arg) | |
1635 | #ifndef NV_DEBUG_NOTRACE | |
1636 | #define NV_DEBUG(d, fmt, arg...) do { \ | |
ef2bb506 MM |
1637 | if (drm_debug & DRM_UT_DRIVER) { \ |
1638 | NV_PRINTK(KERN_DEBUG, d, "%s:%d - " fmt, __func__, \ | |
1639 | __LINE__, ##arg); \ | |
1640 | } \ | |
1641 | } while (0) | |
1642 | #define NV_DEBUG_KMS(d, fmt, arg...) do { \ | |
1643 | if (drm_debug & DRM_UT_KMS) { \ | |
6ee73861 BS |
1644 | NV_PRINTK(KERN_DEBUG, d, "%s:%d - " fmt, __func__, \ |
1645 | __LINE__, ##arg); \ | |
1646 | } \ | |
1647 | } while (0) | |
1648 | #else | |
1649 | #define NV_DEBUG(d, fmt, arg...) do { \ | |
ef2bb506 MM |
1650 | if (drm_debug & DRM_UT_DRIVER) \ |
1651 | NV_PRINTK(KERN_DEBUG, d, fmt, ##arg); \ | |
1652 | } while (0) | |
1653 | #define NV_DEBUG_KMS(d, fmt, arg...) do { \ | |
1654 | if (drm_debug & DRM_UT_KMS) \ | |
6ee73861 BS |
1655 | NV_PRINTK(KERN_DEBUG, d, fmt, ##arg); \ |
1656 | } while (0) | |
1657 | #endif | |
1658 | #define NV_ERROR(d, fmt, arg...) NV_PRINTK(KERN_ERR, d, fmt, ##arg) | |
1659 | #define NV_INFO(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg) | |
1660 | #define NV_TRACEWARN(d, fmt, arg...) NV_PRINTK(KERN_NOTICE, d, fmt, ##arg) | |
1661 | #define NV_TRACE(d, fmt, arg...) NV_PRINTK(KERN_INFO, d, fmt, ##arg) | |
1662 | #define NV_WARN(d, fmt, arg...) NV_PRINTK(KERN_WARNING, d, fmt, ##arg) | |
6b5a81a2 BS |
1663 | #define NV_WARNONCE(d, fmt, arg...) do { \ |
1664 | static int _warned = 0; \ | |
1665 | if (!_warned) { \ | |
1666 | NV_WARN(d, fmt, ##arg); \ | |
1667 | _warned = 1; \ | |
1668 | } \ | |
1669 | } while(0) | |
6ee73861 BS |
1670 | |
1671 | /* nouveau_reg_debug bitmask */ | |
1672 | enum { | |
1673 | NOUVEAU_REG_DEBUG_MC = 0x1, | |
1674 | NOUVEAU_REG_DEBUG_VIDEO = 0x2, | |
1675 | NOUVEAU_REG_DEBUG_FB = 0x4, | |
1676 | NOUVEAU_REG_DEBUG_EXTDEV = 0x8, | |
1677 | NOUVEAU_REG_DEBUG_CRTC = 0x10, | |
1678 | NOUVEAU_REG_DEBUG_RAMDAC = 0x20, | |
1679 | NOUVEAU_REG_DEBUG_VGACRTC = 0x40, | |
1680 | NOUVEAU_REG_DEBUG_RMVIO = 0x80, | |
1681 | NOUVEAU_REG_DEBUG_VGAATTR = 0x100, | |
1682 | NOUVEAU_REG_DEBUG_EVO = 0x200, | |
43720133 | 1683 | NOUVEAU_REG_DEBUG_AUXCH = 0x400 |
6ee73861 BS |
1684 | }; |
1685 | ||
1686 | #define NV_REG_DEBUG(type, dev, fmt, arg...) do { \ | |
1687 | if (nouveau_reg_debug & NOUVEAU_REG_DEBUG_##type) \ | |
1688 | NV_PRINTK(KERN_DEBUG, dev, "%s: " fmt, __func__, ##arg); \ | |
1689 | } while (0) | |
1690 | ||
1691 | static inline bool | |
1692 | nv_two_heads(struct drm_device *dev) | |
1693 | { | |
1694 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1695 | const int impl = dev->pci_device & 0x0ff0; | |
1696 | ||
1697 | if (dev_priv->card_type >= NV_10 && impl != 0x0100 && | |
1698 | impl != 0x0150 && impl != 0x01a0 && impl != 0x0200) | |
1699 | return true; | |
1700 | ||
1701 | return false; | |
1702 | } | |
1703 | ||
1704 | static inline bool | |
1705 | nv_gf4_disp_arch(struct drm_device *dev) | |
1706 | { | |
1707 | return nv_two_heads(dev) && (dev->pci_device & 0x0ff0) != 0x0110; | |
1708 | } | |
1709 | ||
1710 | static inline bool | |
1711 | nv_two_reg_pll(struct drm_device *dev) | |
1712 | { | |
1713 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1714 | const int impl = dev->pci_device & 0x0ff0; | |
1715 | ||
1716 | if (impl == 0x0310 || impl == 0x0340 || dev_priv->card_type >= NV_40) | |
1717 | return true; | |
1718 | return false; | |
1719 | } | |
1720 | ||
acae116c FJ |
1721 | static inline bool |
1722 | nv_match_device(struct drm_device *dev, unsigned device, | |
1723 | unsigned sub_vendor, unsigned sub_device) | |
1724 | { | |
1725 | return dev->pdev->device == device && | |
1726 | dev->pdev->subsystem_vendor == sub_vendor && | |
1727 | dev->pdev->subsystem_device == sub_device; | |
1728 | } | |
1729 | ||
6dfdd7a6 BS |
1730 | static inline void * |
1731 | nv_engine(struct drm_device *dev, int engine) | |
1732 | { | |
1733 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1734 | return (void *)dev_priv->eng[engine]; | |
1735 | } | |
1736 | ||
c693931d BS |
1737 | /* returns 1 if device is one of the nv4x using the 0x4497 object class, |
1738 | * helpful to determine a number of other hardware features | |
1739 | */ | |
1740 | static inline int | |
1741 | nv44_graph_class(struct drm_device *dev) | |
1742 | { | |
1743 | struct drm_nouveau_private *dev_priv = dev->dev_private; | |
1744 | ||
1745 | if ((dev_priv->chipset & 0xf0) == 0x60) | |
1746 | return 1; | |
1747 | ||
1748 | return !(0x0baf & (1 << (dev_priv->chipset & 0x0f))); | |
1749 | } | |
1750 | ||
7f4a195f | 1751 | /* memory type/access flags, do not match hardware values */ |
a11c3198 BS |
1752 | #define NV_MEM_ACCESS_RO 1 |
1753 | #define NV_MEM_ACCESS_WO 2 | |
7f4a195f | 1754 | #define NV_MEM_ACCESS_RW (NV_MEM_ACCESS_RO | NV_MEM_ACCESS_WO) |
a11c3198 BS |
1755 | #define NV_MEM_ACCESS_SYS 4 |
1756 | #define NV_MEM_ACCESS_VM 8 | |
990449c7 | 1757 | #define NV_MEM_ACCESS_NOSNOOP 16 |
7f4a195f BS |
1758 | |
1759 | #define NV_MEM_TARGET_VRAM 0 | |
1760 | #define NV_MEM_TARGET_PCI 1 | |
1761 | #define NV_MEM_TARGET_PCI_NOSNOOP 2 | |
1762 | #define NV_MEM_TARGET_VM 3 | |
1763 | #define NV_MEM_TARGET_GART 4 | |
1764 | ||
1765 | #define NV_MEM_TYPE_VM 0x7f | |
1766 | #define NV_MEM_COMP_VM 0x03 | |
1767 | ||
1768 | /* NV_SW object class */ | |
f03a314b FJ |
1769 | #define NV_SW 0x0000506e |
1770 | #define NV_SW_DMA_SEMAPHORE 0x00000060 | |
1771 | #define NV_SW_SEMAPHORE_OFFSET 0x00000064 | |
1772 | #define NV_SW_SEMAPHORE_ACQUIRE 0x00000068 | |
1773 | #define NV_SW_SEMAPHORE_RELEASE 0x0000006c | |
8af29ccd | 1774 | #define NV_SW_YIELD 0x00000080 |
f03a314b FJ |
1775 | #define NV_SW_DMA_VBLSEM 0x0000018c |
1776 | #define NV_SW_VBLSEM_OFFSET 0x00000400 | |
1777 | #define NV_SW_VBLSEM_RELEASE_VALUE 0x00000404 | |
1778 | #define NV_SW_VBLSEM_RELEASE 0x00000408 | |
332b242f | 1779 | #define NV_SW_PAGE_FLIP 0x00000500 |
6ee73861 BS |
1780 | |
1781 | #endif /* __NOUVEAU_DRV_H__ */ |