]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/nouveau/nvkm/engine/disp/piocgf119.c
UBUNTU: Ubuntu-4.13.0-45.50
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / nouveau / nvkm / engine / disp / piocgf119.c
CommitLineData
2a7909c0
BS
1/*
2 * Copyright 2012 Red Hat Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Ben Skeggs
23 */
24#include "channv50.h"
0ce41e3c 25#include "rootnv50.h"
2a7909c0
BS
26
27#include <subdev/timer.h>
28
0ce41e3c
BS
29static void
30gf119_disp_pioc_fini(struct nv50_disp_chan *chan)
2a7909c0 31{
0ce41e3c 32 struct nv50_disp *disp = chan->root->disp;
2a7909c0
BS
33 struct nvkm_subdev *subdev = &disp->base.engine.subdev;
34 struct nvkm_device *device = subdev->device;
4391d7f5
BS
35 int ctrl = chan->chid.ctrl;
36 int user = chan->chid.user;
2a7909c0 37
4391d7f5 38 nvkm_mask(device, 0x610490 + (ctrl * 0x10), 0x00000001, 0x00000000);
2a7909c0 39 if (nvkm_msec(device, 2000,
4391d7f5 40 if (!(nvkm_rd32(device, 0x610490 + (ctrl * 0x10)) & 0x00030000))
2a7909c0
BS
41 break;
42 ) < 0) {
4391d7f5
BS
43 nvkm_error(subdev, "ch %d fini: %08x\n", user,
44 nvkm_rd32(device, 0x610490 + (ctrl * 0x10)));
2a7909c0
BS
45 }
46
47 /* disable error reporting and completion notification */
4391d7f5
BS
48 nvkm_mask(device, 0x610090, 0x00000001 << user, 0x00000000);
49 nvkm_mask(device, 0x6100a0, 0x00000001 << user, 0x00000000);
2a7909c0
BS
50}
51
0ce41e3c
BS
52static int
53gf119_disp_pioc_init(struct nv50_disp_chan *chan)
2a7909c0 54{
0ce41e3c 55 struct nv50_disp *disp = chan->root->disp;
2a7909c0
BS
56 struct nvkm_subdev *subdev = &disp->base.engine.subdev;
57 struct nvkm_device *device = subdev->device;
4391d7f5
BS
58 int ctrl = chan->chid.ctrl;
59 int user = chan->chid.user;
2a7909c0
BS
60
61 /* enable error reporting */
4391d7f5 62 nvkm_mask(device, 0x6100a0, 0x00000001 << user, 0x00000001 << user);
2a7909c0
BS
63
64 /* activate channel */
4391d7f5 65 nvkm_wr32(device, 0x610490 + (ctrl * 0x10), 0x00000001);
2a7909c0 66 if (nvkm_msec(device, 2000,
4391d7f5 67 u32 tmp = nvkm_rd32(device, 0x610490 + (ctrl * 0x10));
2a7909c0
BS
68 if ((tmp & 0x00030000) == 0x00010000)
69 break;
70 ) < 0) {
4391d7f5
BS
71 nvkm_error(subdev, "ch %d init: %08x\n", user,
72 nvkm_rd32(device, 0x610490 + (ctrl * 0x10)));
2a7909c0
BS
73 return -EBUSY;
74 }
75
76 return 0;
77}
0ce41e3c
BS
78
79const struct nv50_disp_chan_func
80gf119_disp_pioc_func = {
81 .init = gf119_disp_pioc_init,
82 .fini = gf119_disp_pioc_fini,
83};