]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/omapdrm/omap_plane.c
drm: omapdrm: Rename omap_plane_dpms() to omap_plane_set_enable()
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / omapdrm / omap_plane.c
CommitLineData
bb5c2d9a 1/*
8bb0daff 2 * drivers/gpu/drm/omapdrm/omap_plane.c
bb5c2d9a
RC
3 *
4 * Copyright (C) 2011 Texas Instruments
5 * Author: Rob Clark <rob.clark@linaro.org>
6 *
7 * This program is free software; you can redistribute it and/or modify it
8 * under the terms of the GNU General Public License version 2 as published by
9 * the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful, but WITHOUT
12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
14 * more details.
15 *
16 * You should have received a copy of the GNU General Public License along with
17 * this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
5833bd2f 20#include "drm_flip_work.h"
b33f34d3 21
bb5c2d9a 22#include "omap_drv.h"
3c810c61 23#include "omap_dmm_tiler.h"
bb5c2d9a
RC
24
25/* some hackery because omapdss has an 'enum omap_plane' (which would be
26 * better named omap_plane_id).. and compiler seems unhappy about having
27 * both a 'struct omap_plane' and 'enum omap_plane'
28 */
29#define omap_plane _omap_plane
30
31/*
32 * plane funcs
33 */
34
72d0c336
RC
35struct callback {
36 void (*fxn)(void *);
37 void *arg;
38};
39
bb5c2d9a
RC
40#define to_omap_plane(x) container_of(x, struct omap_plane, base)
41
42struct omap_plane {
43 struct drm_plane base;
f5f9454c
RC
44 int id; /* TODO rename omap_plane -> omap_plane_id in omapdss so I can use the enum */
45 const char *name;
bb5c2d9a 46 struct omap_overlay_info info;
f5f9454c 47 struct omap_drm_apply apply;
bb5c2d9a 48
3c810c61
RC
49 /* position/orientation of scanout within the fb: */
50 struct omap_drm_window win;
f5f9454c 51 bool enabled;
9a0774e0
RC
52
53 /* last fb that we pinned: */
54 struct drm_framebuffer *pinned_fb;
bb5c2d9a 55
a890e662
RC
56 uint32_t nformats;
57 uint32_t formats[32];
b33f34d3 58
f5f9454c 59 struct omap_drm_irq error_irq;
b33f34d3 60
5833bd2f
RC
61 /* for deferring bo unpin's until next post_apply(): */
62 struct drm_flip_work unpin_work;
b33f34d3 63
f5f9454c
RC
64 // XXX maybe get rid of this and handle vblank in crtc too?
65 struct callback apply_done_cb;
a890e662 66};
bb5c2d9a 67
5833bd2f 68static void unpin_worker(struct drm_flip_work *work, void *val)
b33f34d3 69{
5833bd2f
RC
70 struct omap_plane *omap_plane =
71 container_of(work, struct omap_plane, unpin_work);
72 struct drm_device *dev = omap_plane->base.dev;
b33f34d3 73
5833bd2f
RC
74 omap_framebuffer_unpin(val);
75 mutex_lock(&dev->mode_config.mutex);
76 drm_framebuffer_unreference(val);
77 mutex_unlock(&dev->mode_config.mutex);
b33f34d3
RC
78}
79
9a0774e0
RC
80/* update which fb (if any) is pinned for scanout */
81static int update_pin(struct drm_plane *plane, struct drm_framebuffer *fb)
82{
83 struct omap_plane *omap_plane = to_omap_plane(plane);
b33f34d3
RC
84 struct drm_framebuffer *pinned_fb = omap_plane->pinned_fb;
85
86 if (pinned_fb != fb) {
5833bd2f 87 int ret = 0;
b33f34d3
RC
88
89 DBG("%p -> %p", pinned_fb, fb);
90
5833bd2f 91 if (fb) {
f5f9454c 92 drm_framebuffer_reference(fb);
5833bd2f
RC
93 ret = omap_framebuffer_pin(fb);
94 }
f5f9454c
RC
95
96 if (pinned_fb)
5833bd2f 97 drm_flip_work_queue(&omap_plane->unpin_work, pinned_fb);
b33f34d3
RC
98
99 if (ret) {
100 dev_err(plane->dev->dev, "could not swap %p -> %p\n",
101 omap_plane->pinned_fb, fb);
5833bd2f 102 drm_framebuffer_unreference(fb);
b33f34d3
RC
103 omap_plane->pinned_fb = NULL;
104 return ret;
105 }
9a0774e0 106
9a0774e0 107 omap_plane->pinned_fb = fb;
9a0774e0
RC
108 }
109
b33f34d3 110 return 0;
9a0774e0
RC
111}
112
f5f9454c 113static void omap_plane_pre_apply(struct omap_drm_apply *apply)
bb5c2d9a 114{
f5f9454c
RC
115 struct omap_plane *omap_plane =
116 container_of(apply, struct omap_plane, apply);
3c810c61 117 struct omap_drm_window *win = &omap_plane->win;
f5f9454c
RC
118 struct drm_plane *plane = &omap_plane->base;
119 struct drm_device *dev = plane->dev;
120 struct omap_overlay_info *info = &omap_plane->info;
121 struct drm_crtc *crtc = plane->crtc;
122 enum omap_channel channel;
123 bool enabled = omap_plane->enabled && crtc;
9a0774e0 124 int ret;
bb5c2d9a 125
f5f9454c
RC
126 DBG("%s, enabled=%d", omap_plane->name, enabled);
127
128 /* if fb has changed, pin new fb: */
129 update_pin(plane, enabled ? plane->fb : NULL);
130
131 if (!enabled) {
132 dispc_ovl_enable(omap_plane->id, false);
2f53700d 133 return;
9a0774e0 134 }
bb5c2d9a 135
f5f9454c
RC
136 channel = omap_crtc_channel(crtc);
137
138 /* update scanout: */
3c810c61 139 omap_framebuffer_update_scanout(plane->fb, win, info);
bb5c2d9a 140
f5f9454c
RC
141 DBG("%dx%d -> %dx%d (%d)", info->width, info->height,
142 info->out_width, info->out_height,
9a0774e0 143 info->screen_width);
2d31ca3a
RK
144 DBG("%d,%d %pad %pad", info->pos_x, info->pos_y,
145 &info->paddr, &info->p_uv_addr);
f5f9454c 146
f5f9454c 147 /* and finally, update omapdss: */
9c660b7c
LP
148 ret = dispc_ovl_setup(omap_plane->id, info, false,
149 omap_crtc_timings(crtc), false);
f5f9454c
RC
150 if (ret) {
151 dev_err(dev->dev, "dispc_ovl_setup failed: %d\n", ret);
152 return;
153 }
154
155 dispc_ovl_enable(omap_plane->id, true);
156 dispc_ovl_set_channel_out(omap_plane->id, channel);
157}
158
159static void omap_plane_post_apply(struct omap_drm_apply *apply)
160{
161 struct omap_plane *omap_plane =
162 container_of(apply, struct omap_plane, apply);
163 struct drm_plane *plane = &omap_plane->base;
5833bd2f 164 struct omap_drm_private *priv = plane->dev->dev_private;
f5f9454c 165 struct omap_overlay_info *info = &omap_plane->info;
f5f9454c
RC
166 struct callback cb;
167
168 cb = omap_plane->apply_done_cb;
169 omap_plane->apply_done_cb.fxn = NULL;
170
5833bd2f 171 drm_flip_work_commit(&omap_plane->unpin_work, priv->wq);
f5f9454c
RC
172
173 if (cb.fxn)
174 cb.fxn(cb.arg);
175
176 if (omap_plane->enabled) {
177 omap_framebuffer_flush(plane->fb, info->pos_x, info->pos_y,
178 info->out_width, info->out_height);
179 }
180}
181
182static int apply(struct drm_plane *plane)
183{
184 if (plane->crtc) {
185 struct omap_plane *omap_plane = to_omap_plane(plane);
186 return omap_crtc_apply(plane->crtc, &omap_plane->apply);
187 }
188 return 0;
bb5c2d9a
RC
189}
190
2f53700d 191int omap_plane_mode_set(struct drm_plane *plane,
bb5c2d9a
RC
192 struct drm_crtc *crtc, struct drm_framebuffer *fb,
193 int crtc_x, int crtc_y,
194 unsigned int crtc_w, unsigned int crtc_h,
195 uint32_t src_x, uint32_t src_y,
f5f9454c
RC
196 uint32_t src_w, uint32_t src_h,
197 void (*fxn)(void *), void *arg)
bb5c2d9a
RC
198{
199 struct omap_plane *omap_plane = to_omap_plane(plane);
3c810c61
RC
200 struct omap_drm_window *win = &omap_plane->win;
201
202 win->crtc_x = crtc_x;
203 win->crtc_y = crtc_y;
204 win->crtc_w = crtc_w;
205 win->crtc_h = crtc_h;
bb5c2d9a
RC
206
207 /* src values are in Q16 fixed point, convert to integer: */
3c810c61
RC
208 win->src_x = src_x >> 16;
209 win->src_y = src_y >> 16;
210 win->src_w = src_w >> 16;
211 win->src_h = src_h >> 16;
bb5c2d9a 212
f5f9454c
RC
213 if (fxn) {
214 /* omap_crtc should ensure that a new page flip
215 * isn't permitted while there is one pending:
216 */
217 BUG_ON(omap_plane->apply_done_cb.fxn);
218
219 omap_plane->apply_done_cb.fxn = fxn;
220 omap_plane->apply_done_cb.arg = arg;
221 }
222
f5f9454c 223 return apply(plane);
bb5c2d9a
RC
224}
225
2f53700d
RC
226static int omap_plane_update(struct drm_plane *plane,
227 struct drm_crtc *crtc, struct drm_framebuffer *fb,
228 int crtc_x, int crtc_y,
229 unsigned int crtc_w, unsigned int crtc_h,
230 uint32_t src_x, uint32_t src_y,
231 uint32_t src_w, uint32_t src_h)
232{
f5f9454c
RC
233 struct omap_plane *omap_plane = to_omap_plane(plane);
234 omap_plane->enabled = true;
b03e14fd 235
d4586604
GI
236 /* omap_plane_mode_set() takes adjusted src */
237 switch (omap_plane->win.rotation & 0xf) {
238 case BIT(DRM_ROTATE_90):
239 case BIT(DRM_ROTATE_270):
240 swap(src_w, src_h);
241 break;
242 }
243
ef6b0e02
LP
244 /*
245 * We don't need to take a reference to the framebuffer as the DRM core
246 * has already done so for the purpose of setting plane->fb.
247 */
248 plane->fb = fb;
249 plane->crtc = crtc;
250
f5f9454c
RC
251 return omap_plane_mode_set(plane, crtc, fb,
252 crtc_x, crtc_y, crtc_w, crtc_h,
253 src_x, src_y, src_w, src_h,
254 NULL, NULL);
2f53700d
RC
255}
256
bb5c2d9a
RC
257static int omap_plane_disable(struct drm_plane *plane)
258{
3c810c61 259 struct omap_plane *omap_plane = to_omap_plane(plane);
2debab97 260
3c810c61 261 omap_plane->win.rotation = BIT(DRM_ROTATE_0);
2debab97 262 return omap_plane_set_enable(plane, false);
bb5c2d9a
RC
263}
264
265static void omap_plane_destroy(struct drm_plane *plane)
266{
267 struct omap_plane *omap_plane = to_omap_plane(plane);
f5f9454c
RC
268
269 DBG("%s", omap_plane->name);
270
271 omap_irq_unregister(plane->dev, &omap_plane->error_irq);
272
bb5c2d9a
RC
273 omap_plane_disable(plane);
274 drm_plane_cleanup(plane);
f5f9454c 275
5833bd2f 276 drm_flip_work_cleanup(&omap_plane->unpin_work);
f5f9454c 277
bb5c2d9a
RC
278 kfree(omap_plane);
279}
280
2debab97 281int omap_plane_set_enable(struct drm_plane *plane, bool enable)
bb5c2d9a
RC
282{
283 struct omap_plane *omap_plane = to_omap_plane(plane);
284
2debab97
LP
285 if (enable == omap_plane->enabled)
286 return 0;
bb5c2d9a 287
2debab97
LP
288 omap_plane->enabled = enable;
289 return apply(plane);
72d0c336
RC
290}
291
3c810c61
RC
292/* helper to install properties which are common to planes and crtcs */
293void omap_plane_install_properties(struct drm_plane *plane,
294 struct drm_mode_object *obj)
295{
296 struct drm_device *dev = plane->dev;
297 struct omap_drm_private *priv = dev->dev_private;
298 struct drm_property *prop;
299
c2a6a552
RC
300 if (priv->has_dmm) {
301 prop = priv->rotation_prop;
302 if (!prop) {
a4969dd7
VS
303 prop = drm_mode_create_rotation_property(dev,
304 BIT(DRM_ROTATE_0) |
305 BIT(DRM_ROTATE_90) |
306 BIT(DRM_ROTATE_180) |
307 BIT(DRM_ROTATE_270) |
308 BIT(DRM_REFLECT_X) |
309 BIT(DRM_REFLECT_Y));
c2a6a552
RC
310 if (prop == NULL)
311 return;
312 priv->rotation_prop = prop;
313 }
314 drm_object_attach_property(obj, prop, 0);
3c810c61 315 }
8451b5ad 316
c17d37df
YT
317 prop = priv->zorder_prop;
318 if (!prop) {
8451b5ad
AR
319 prop = drm_property_create_range(dev, 0, "zorder", 0, 3);
320 if (prop == NULL)
321 return;
322 priv->zorder_prop = prop;
323 }
324 drm_object_attach_property(obj, prop, 0);
3c810c61
RC
325}
326
327int omap_plane_set_property(struct drm_plane *plane,
328 struct drm_property *property, uint64_t val)
329{
330 struct omap_plane *omap_plane = to_omap_plane(plane);
331 struct omap_drm_private *priv = plane->dev->dev_private;
332 int ret = -EINVAL;
333
334 if (property == priv->rotation_prop) {
f5f9454c 335 DBG("%s: rotation: %02x", omap_plane->name, (uint32_t)val);
3c810c61 336 omap_plane->win.rotation = val;
f5f9454c 337 ret = apply(plane);
8451b5ad 338 } else if (property == priv->zorder_prop) {
f5f9454c 339 DBG("%s: zorder: %02x", omap_plane->name, (uint32_t)val);
8451b5ad 340 omap_plane->info.zorder = val;
f5f9454c 341 ret = apply(plane);
3c810c61
RC
342 }
343
344 return ret;
345}
346
bb5c2d9a 347static const struct drm_plane_funcs omap_plane_funcs = {
222025e4
LP
348 .update_plane = omap_plane_update,
349 .disable_plane = omap_plane_disable,
350 .destroy = omap_plane_destroy,
351 .set_property = omap_plane_set_property,
bb5c2d9a
RC
352};
353
f5f9454c
RC
354static void omap_plane_error_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
355{
356 struct omap_plane *omap_plane =
357 container_of(irq, struct omap_plane, error_irq);
358 DRM_ERROR("%s: errors: %08x\n", omap_plane->name, irqstatus);
359}
360
361static const char *plane_names[] = {
222025e4
LP
362 [OMAP_DSS_GFX] = "gfx",
363 [OMAP_DSS_VIDEO1] = "vid1",
364 [OMAP_DSS_VIDEO2] = "vid2",
365 [OMAP_DSS_VIDEO3] = "vid3",
f5f9454c
RC
366};
367
368static const uint32_t error_irqs[] = {
222025e4
LP
369 [OMAP_DSS_GFX] = DISPC_IRQ_GFX_FIFO_UNDERFLOW,
370 [OMAP_DSS_VIDEO1] = DISPC_IRQ_VID1_FIFO_UNDERFLOW,
371 [OMAP_DSS_VIDEO2] = DISPC_IRQ_VID2_FIFO_UNDERFLOW,
372 [OMAP_DSS_VIDEO3] = DISPC_IRQ_VID3_FIFO_UNDERFLOW,
f5f9454c
RC
373};
374
bb5c2d9a
RC
375/* initialize plane */
376struct drm_plane *omap_plane_init(struct drm_device *dev,
ef6b0e02 377 int id, enum drm_plane_type type)
bb5c2d9a 378{
f5f9454c 379 struct omap_drm_private *priv = dev->dev_private;
ef6b0e02 380 struct drm_plane *plane;
bb5c2d9a 381 struct omap_plane *omap_plane;
f5f9454c 382 struct omap_overlay_info *info;
ef6b0e02 383 int ret;
bb5c2d9a 384
ef6b0e02 385 DBG("%s: type=%d", plane_names[id], type);
b33f34d3 386
bb5c2d9a 387 omap_plane = kzalloc(sizeof(*omap_plane), GFP_KERNEL);
78110bb8 388 if (!omap_plane)
fb9a35f8 389 return ERR_PTR(-ENOMEM);
bb5c2d9a 390
d7f8db53 391 drm_flip_work_init(&omap_plane->unpin_work,
5833bd2f 392 "unpin", unpin_worker);
b33f34d3 393
a890e662
RC
394 omap_plane->nformats = omap_framebuffer_get_formats(
395 omap_plane->formats, ARRAY_SIZE(omap_plane->formats),
f5f9454c
RC
396 dss_feat_get_supported_color_modes(id));
397 omap_plane->id = id;
398 omap_plane->name = plane_names[id];
399
bb5c2d9a
RC
400 plane = &omap_plane->base;
401
f5f9454c
RC
402 omap_plane->apply.pre_apply = omap_plane_pre_apply;
403 omap_plane->apply.post_apply = omap_plane_post_apply;
404
405 omap_plane->error_irq.irqmask = error_irqs[id];
406 omap_plane->error_irq.irq = omap_plane_error_irq;
407 omap_irq_register(dev, &omap_plane->error_irq);
408
ef6b0e02
LP
409 ret = drm_universal_plane_init(dev, plane, (1 << priv->num_crtcs) - 1,
410 &omap_plane_funcs, omap_plane->formats,
411 omap_plane->nformats, type);
412 if (ret < 0)
413 goto error;
bb5c2d9a 414
3c810c61
RC
415 omap_plane_install_properties(plane, &plane->base);
416
bb5c2d9a
RC
417 /* get our starting configuration, set defaults for parameters
418 * we don't currently use, etc:
419 */
f5f9454c
RC
420 info = &omap_plane->info;
421 info->rotation_type = OMAP_DSS_ROT_DMA;
422 info->rotation = OMAP_DSS_ROT_0;
423 info->global_alpha = 0xff;
424 info->mirror = 0;
bb5c2d9a
RC
425
426 /* Set defaults depending on whether we are a CRTC or overlay
427 * layer.
428 * TODO add ioctl to give userspace an API to change this.. this
429 * will come in a subsequent patch.
430 */
ef6b0e02 431 if (type == DRM_PLANE_TYPE_PRIMARY)
bb5c2d9a
RC
432 omap_plane->info.zorder = 0;
433 else
f5f9454c 434 omap_plane->info.zorder = id;
bb5c2d9a
RC
435
436 return plane;
ef6b0e02
LP
437
438error:
439 omap_irq_unregister(plane->dev, &omap_plane->error_irq);
440 kfree(omap_plane);
441 return NULL;
bb5c2d9a 442}