]>
Commit | Line | Data |
---|---|---|
3f03ced8 AD |
1 | /* |
2 | * Copyright 2007-11 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice shall be included in | |
13 | * all copies or substantial portions of the Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
21 | * OTHER DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: Dave Airlie | |
24 | * Alex Deucher | |
25 | */ | |
760285e7 DH |
26 | #include <drm/drmP.h> |
27 | #include <drm/drm_crtc_helper.h> | |
28 | #include <drm/radeon_drm.h> | |
3f03ced8 | 29 | #include "radeon.h" |
6e72376d | 30 | #include "radeon_audio.h" |
3f03ced8 | 31 | #include "atom.h" |
f3728734 | 32 | #include <linux/backlight.h> |
3f03ced8 AD |
33 | |
34 | extern int atom_debug; | |
35 | ||
f3728734 AD |
36 | static u8 |
37 | radeon_atom_get_backlight_level_from_reg(struct radeon_device *rdev) | |
38 | { | |
39 | u8 backlight_level; | |
40 | u32 bios_2_scratch; | |
41 | ||
42 | if (rdev->family >= CHIP_R600) | |
43 | bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH); | |
44 | else | |
45 | bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH); | |
46 | ||
47 | backlight_level = ((bios_2_scratch & ATOM_S2_CURRENT_BL_LEVEL_MASK) >> | |
48 | ATOM_S2_CURRENT_BL_LEVEL_SHIFT); | |
49 | ||
50 | return backlight_level; | |
51 | } | |
52 | ||
53 | static void | |
54 | radeon_atom_set_backlight_level_to_reg(struct radeon_device *rdev, | |
55 | u8 backlight_level) | |
56 | { | |
57 | u32 bios_2_scratch; | |
58 | ||
59 | if (rdev->family >= CHIP_R600) | |
60 | bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH); | |
61 | else | |
62 | bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH); | |
63 | ||
64 | bios_2_scratch &= ~ATOM_S2_CURRENT_BL_LEVEL_MASK; | |
65 | bios_2_scratch |= ((backlight_level << ATOM_S2_CURRENT_BL_LEVEL_SHIFT) & | |
66 | ATOM_S2_CURRENT_BL_LEVEL_MASK); | |
67 | ||
68 | if (rdev->family >= CHIP_R600) | |
69 | WREG32(R600_BIOS_2_SCRATCH, bios_2_scratch); | |
70 | else | |
71 | WREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch); | |
72 | } | |
73 | ||
6d92f81d AD |
74 | u8 |
75 | atombios_get_backlight_level(struct radeon_encoder *radeon_encoder) | |
76 | { | |
77 | struct drm_device *dev = radeon_encoder->base.dev; | |
78 | struct radeon_device *rdev = dev->dev_private; | |
79 | ||
80 | if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU)) | |
81 | return 0; | |
82 | ||
83 | return radeon_atom_get_backlight_level_from_reg(rdev); | |
84 | } | |
85 | ||
fda4b25c | 86 | void |
37e9b6a6 | 87 | atombios_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level) |
f3728734 AD |
88 | { |
89 | struct drm_encoder *encoder = &radeon_encoder->base; | |
90 | struct drm_device *dev = radeon_encoder->base.dev; | |
91 | struct radeon_device *rdev = dev->dev_private; | |
92 | struct radeon_encoder_atom_dig *dig; | |
93 | DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args; | |
94 | int index; | |
95 | ||
37e9b6a6 AD |
96 | if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU)) |
97 | return; | |
98 | ||
99 | if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) && | |
100 | radeon_encoder->enc_priv) { | |
f3728734 | 101 | dig = radeon_encoder->enc_priv; |
37e9b6a6 | 102 | dig->backlight_level = level; |
f3728734 AD |
103 | radeon_atom_set_backlight_level_to_reg(rdev, dig->backlight_level); |
104 | ||
105 | switch (radeon_encoder->encoder_id) { | |
106 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
107 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
108 | index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl); | |
109 | if (dig->backlight_level == 0) { | |
110 | args.ucAction = ATOM_LCD_BLOFF; | |
111 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
112 | } else { | |
113 | args.ucAction = ATOM_LCD_BL_BRIGHTNESS_CONTROL; | |
114 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
115 | args.ucAction = ATOM_LCD_BLON; | |
116 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
117 | } | |
118 | break; | |
119 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
120 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: | |
121 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
122 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
123 | if (dig->backlight_level == 0) | |
124 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0); | |
125 | else { | |
126 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL, 0, 0); | |
127 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0); | |
128 | } | |
129 | break; | |
130 | default: | |
131 | break; | |
132 | } | |
133 | } | |
134 | } | |
135 | ||
bced76f2 AD |
136 | #if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE) |
137 | ||
f3728734 AD |
138 | static u8 radeon_atom_bl_level(struct backlight_device *bd) |
139 | { | |
140 | u8 level; | |
141 | ||
142 | /* Convert brightness to hardware level */ | |
143 | if (bd->props.brightness < 0) | |
144 | level = 0; | |
145 | else if (bd->props.brightness > RADEON_MAX_BL_LEVEL) | |
146 | level = RADEON_MAX_BL_LEVEL; | |
147 | else | |
148 | level = bd->props.brightness; | |
149 | ||
150 | return level; | |
151 | } | |
152 | ||
153 | static int radeon_atom_backlight_update_status(struct backlight_device *bd) | |
154 | { | |
155 | struct radeon_backlight_privdata *pdata = bl_get_data(bd); | |
156 | struct radeon_encoder *radeon_encoder = pdata->encoder; | |
157 | ||
37e9b6a6 | 158 | atombios_set_backlight_level(radeon_encoder, radeon_atom_bl_level(bd)); |
f3728734 AD |
159 | |
160 | return 0; | |
161 | } | |
162 | ||
163 | static int radeon_atom_backlight_get_brightness(struct backlight_device *bd) | |
164 | { | |
165 | struct radeon_backlight_privdata *pdata = bl_get_data(bd); | |
166 | struct radeon_encoder *radeon_encoder = pdata->encoder; | |
167 | struct drm_device *dev = radeon_encoder->base.dev; | |
168 | struct radeon_device *rdev = dev->dev_private; | |
169 | ||
170 | return radeon_atom_get_backlight_level_from_reg(rdev); | |
171 | } | |
172 | ||
173 | static const struct backlight_ops radeon_atom_backlight_ops = { | |
174 | .get_brightness = radeon_atom_backlight_get_brightness, | |
175 | .update_status = radeon_atom_backlight_update_status, | |
176 | }; | |
177 | ||
178 | void radeon_atom_backlight_init(struct radeon_encoder *radeon_encoder, | |
179 | struct drm_connector *drm_connector) | |
180 | { | |
181 | struct drm_device *dev = radeon_encoder->base.dev; | |
182 | struct radeon_device *rdev = dev->dev_private; | |
183 | struct backlight_device *bd; | |
184 | struct backlight_properties props; | |
185 | struct radeon_backlight_privdata *pdata; | |
186 | struct radeon_encoder_atom_dig *dig; | |
614499b4 | 187 | char bl_name[16]; |
f3728734 | 188 | |
80101790 AD |
189 | /* Mac laptops with multiple GPUs use the gmux driver for backlight |
190 | * so don't register a backlight device | |
191 | */ | |
192 | if ((rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE) && | |
193 | (rdev->pdev->device == 0x6741)) | |
194 | return; | |
195 | ||
f3728734 AD |
196 | if (!radeon_encoder->enc_priv) |
197 | return; | |
198 | ||
199 | if (!rdev->is_atom_bios) | |
200 | return; | |
201 | ||
202 | if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU)) | |
203 | return; | |
204 | ||
205 | pdata = kmalloc(sizeof(struct radeon_backlight_privdata), GFP_KERNEL); | |
206 | if (!pdata) { | |
207 | DRM_ERROR("Memory allocation failed\n"); | |
208 | goto error; | |
209 | } | |
210 | ||
211 | memset(&props, 0, sizeof(props)); | |
212 | props.max_brightness = RADEON_MAX_BL_LEVEL; | |
213 | props.type = BACKLIGHT_RAW; | |
614499b4 AD |
214 | snprintf(bl_name, sizeof(bl_name), |
215 | "radeon_bl%d", dev->primary->index); | |
5bdebb18 | 216 | bd = backlight_device_register(bl_name, drm_connector->kdev, |
f3728734 AD |
217 | pdata, &radeon_atom_backlight_ops, &props); |
218 | if (IS_ERR(bd)) { | |
219 | DRM_ERROR("Backlight registration failed\n"); | |
220 | goto error; | |
221 | } | |
222 | ||
223 | pdata->encoder = radeon_encoder; | |
224 | ||
f3728734 AD |
225 | dig = radeon_encoder->enc_priv; |
226 | dig->bl_dev = bd; | |
227 | ||
228 | bd->props.brightness = radeon_atom_backlight_get_brightness(bd); | |
201bb624 AD |
229 | /* Set a reasonable default here if the level is 0 otherwise |
230 | * fbdev will attempt to turn the backlight on after console | |
231 | * unblanking and it will try and restore 0 which turns the backlight | |
232 | * off again. | |
233 | */ | |
234 | if (bd->props.brightness == 0) | |
235 | bd->props.brightness = RADEON_MAX_BL_LEVEL; | |
f3728734 AD |
236 | bd->props.power = FB_BLANK_UNBLANK; |
237 | backlight_update_status(bd); | |
238 | ||
239 | DRM_INFO("radeon atom DIG backlight initialized\n"); | |
240 | ||
241 | return; | |
242 | ||
243 | error: | |
244 | kfree(pdata); | |
245 | return; | |
246 | } | |
247 | ||
248 | static void radeon_atom_backlight_exit(struct radeon_encoder *radeon_encoder) | |
249 | { | |
250 | struct drm_device *dev = radeon_encoder->base.dev; | |
251 | struct radeon_device *rdev = dev->dev_private; | |
252 | struct backlight_device *bd = NULL; | |
253 | struct radeon_encoder_atom_dig *dig; | |
254 | ||
255 | if (!radeon_encoder->enc_priv) | |
256 | return; | |
257 | ||
258 | if (!rdev->is_atom_bios) | |
259 | return; | |
260 | ||
261 | if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU)) | |
262 | return; | |
263 | ||
264 | dig = radeon_encoder->enc_priv; | |
265 | bd = dig->bl_dev; | |
266 | dig->bl_dev = NULL; | |
267 | ||
268 | if (bd) { | |
269 | struct radeon_legacy_backlight_privdata *pdata; | |
270 | ||
271 | pdata = bl_get_data(bd); | |
272 | backlight_device_unregister(bd); | |
273 | kfree(pdata); | |
274 | ||
275 | DRM_INFO("radeon atom LVDS backlight unloaded\n"); | |
276 | } | |
277 | } | |
278 | ||
279 | #else /* !CONFIG_BACKLIGHT_CLASS_DEVICE */ | |
280 | ||
281 | void radeon_atom_backlight_init(struct radeon_encoder *encoder) | |
282 | { | |
283 | } | |
284 | ||
285 | static void radeon_atom_backlight_exit(struct radeon_encoder *encoder) | |
286 | { | |
287 | } | |
288 | ||
289 | #endif | |
290 | ||
3f03ced8 AD |
291 | /* evil but including atombios.h is much worse */ |
292 | bool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index, | |
293 | struct drm_display_mode *mode); | |
294 | ||
3f03ced8 | 295 | static bool radeon_atom_mode_fixup(struct drm_encoder *encoder, |
e811f5ae | 296 | const struct drm_display_mode *mode, |
3f03ced8 AD |
297 | struct drm_display_mode *adjusted_mode) |
298 | { | |
299 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
300 | struct drm_device *dev = encoder->dev; | |
301 | struct radeon_device *rdev = dev->dev_private; | |
302 | ||
303 | /* set the active encoder to connector routing */ | |
304 | radeon_encoder_set_active_device(encoder); | |
305 | drm_mode_set_crtcinfo(adjusted_mode, 0); | |
306 | ||
307 | /* hw bug */ | |
308 | if ((mode->flags & DRM_MODE_FLAG_INTERLACE) | |
309 | && (mode->crtc_vsync_start < (mode->crtc_vdisplay + 2))) | |
310 | adjusted_mode->crtc_vsync_start = adjusted_mode->crtc_vdisplay + 2; | |
311 | ||
da997620 AD |
312 | /* get the native mode for scaling */ |
313 | if (radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT)) { | |
3f03ced8 | 314 | radeon_panel_mode_fixup(encoder, adjusted_mode); |
da997620 | 315 | } else if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) { |
3f03ced8 AD |
316 | struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv; |
317 | if (tv_dac) { | |
318 | if (tv_dac->tv_std == TV_STD_NTSC || | |
319 | tv_dac->tv_std == TV_STD_NTSC_J || | |
320 | tv_dac->tv_std == TV_STD_PAL_M) | |
321 | radeon_atom_get_tv_timings(rdev, 0, adjusted_mode); | |
322 | else | |
323 | radeon_atom_get_tv_timings(rdev, 1, adjusted_mode); | |
324 | } | |
da997620 AD |
325 | } else if (radeon_encoder->rmx_type != RMX_OFF) { |
326 | radeon_panel_mode_fixup(encoder, adjusted_mode); | |
3f03ced8 AD |
327 | } |
328 | ||
329 | if (ASIC_IS_DCE3(rdev) && | |
330 | ((radeon_encoder->active_device & (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) || | |
331 | (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE))) { | |
332 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); | |
93927f9c | 333 | radeon_dp_set_link_config(connector, adjusted_mode); |
3f03ced8 AD |
334 | } |
335 | ||
336 | return true; | |
337 | } | |
338 | ||
339 | static void | |
340 | atombios_dac_setup(struct drm_encoder *encoder, int action) | |
341 | { | |
342 | struct drm_device *dev = encoder->dev; | |
343 | struct radeon_device *rdev = dev->dev_private; | |
344 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
345 | DAC_ENCODER_CONTROL_PS_ALLOCATION args; | |
346 | int index = 0; | |
347 | struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv; | |
348 | ||
349 | memset(&args, 0, sizeof(args)); | |
350 | ||
351 | switch (radeon_encoder->encoder_id) { | |
352 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
353 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
354 | index = GetIndexIntoMasterTable(COMMAND, DAC1EncoderControl); | |
355 | break; | |
356 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
357 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
358 | index = GetIndexIntoMasterTable(COMMAND, DAC2EncoderControl); | |
359 | break; | |
360 | } | |
361 | ||
362 | args.ucAction = action; | |
363 | ||
364 | if (radeon_encoder->active_device & (ATOM_DEVICE_CRT_SUPPORT)) | |
365 | args.ucDacStandard = ATOM_DAC1_PS2; | |
366 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
367 | args.ucDacStandard = ATOM_DAC1_CV; | |
368 | else { | |
369 | switch (dac_info->tv_std) { | |
370 | case TV_STD_PAL: | |
371 | case TV_STD_PAL_M: | |
372 | case TV_STD_SCART_PAL: | |
373 | case TV_STD_SECAM: | |
374 | case TV_STD_PAL_CN: | |
375 | args.ucDacStandard = ATOM_DAC1_PAL; | |
376 | break; | |
377 | case TV_STD_NTSC: | |
378 | case TV_STD_NTSC_J: | |
379 | case TV_STD_PAL_60: | |
380 | default: | |
381 | args.ucDacStandard = ATOM_DAC1_NTSC; | |
382 | break; | |
383 | } | |
384 | } | |
385 | args.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
386 | ||
387 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
388 | ||
389 | } | |
390 | ||
391 | static void | |
392 | atombios_tv_setup(struct drm_encoder *encoder, int action) | |
393 | { | |
394 | struct drm_device *dev = encoder->dev; | |
395 | struct radeon_device *rdev = dev->dev_private; | |
396 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
397 | TV_ENCODER_CONTROL_PS_ALLOCATION args; | |
398 | int index = 0; | |
399 | struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv; | |
400 | ||
401 | memset(&args, 0, sizeof(args)); | |
402 | ||
403 | index = GetIndexIntoMasterTable(COMMAND, TVEncoderControl); | |
404 | ||
405 | args.sTVEncoder.ucAction = action; | |
406 | ||
407 | if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
408 | args.sTVEncoder.ucTvStandard = ATOM_TV_CV; | |
409 | else { | |
410 | switch (dac_info->tv_std) { | |
411 | case TV_STD_NTSC: | |
412 | args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC; | |
413 | break; | |
414 | case TV_STD_PAL: | |
415 | args.sTVEncoder.ucTvStandard = ATOM_TV_PAL; | |
416 | break; | |
417 | case TV_STD_PAL_M: | |
418 | args.sTVEncoder.ucTvStandard = ATOM_TV_PALM; | |
419 | break; | |
420 | case TV_STD_PAL_60: | |
421 | args.sTVEncoder.ucTvStandard = ATOM_TV_PAL60; | |
422 | break; | |
423 | case TV_STD_NTSC_J: | |
424 | args.sTVEncoder.ucTvStandard = ATOM_TV_NTSCJ; | |
425 | break; | |
426 | case TV_STD_SCART_PAL: | |
427 | args.sTVEncoder.ucTvStandard = ATOM_TV_PAL; /* ??? */ | |
428 | break; | |
429 | case TV_STD_SECAM: | |
430 | args.sTVEncoder.ucTvStandard = ATOM_TV_SECAM; | |
431 | break; | |
432 | case TV_STD_PAL_CN: | |
433 | args.sTVEncoder.ucTvStandard = ATOM_TV_PALCN; | |
434 | break; | |
435 | default: | |
436 | args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC; | |
437 | break; | |
438 | } | |
439 | } | |
440 | ||
441 | args.sTVEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
442 | ||
443 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
444 | ||
445 | } | |
446 | ||
1f0e2943 AD |
447 | static u8 radeon_atom_get_bpc(struct drm_encoder *encoder) |
448 | { | |
1f0e2943 AD |
449 | int bpc = 8; |
450 | ||
7d5a33b0 AD |
451 | if (encoder->crtc) { |
452 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
453 | bpc = radeon_crtc->bpc; | |
454 | } | |
1f0e2943 AD |
455 | |
456 | switch (bpc) { | |
457 | case 0: | |
458 | return PANEL_BPC_UNDEFINE; | |
459 | case 6: | |
460 | return PANEL_6BIT_PER_COLOR; | |
461 | case 8: | |
462 | default: | |
463 | return PANEL_8BIT_PER_COLOR; | |
464 | case 10: | |
465 | return PANEL_10BIT_PER_COLOR; | |
466 | case 12: | |
467 | return PANEL_12BIT_PER_COLOR; | |
468 | case 16: | |
469 | return PANEL_16BIT_PER_COLOR; | |
470 | } | |
471 | } | |
472 | ||
3f03ced8 AD |
473 | union dvo_encoder_control { |
474 | ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION ext_tmds; | |
475 | DVO_ENCODER_CONTROL_PS_ALLOCATION dvo; | |
476 | DVO_ENCODER_CONTROL_PS_ALLOCATION_V3 dvo_v3; | |
aea65641 | 477 | DVO_ENCODER_CONTROL_PS_ALLOCATION_V1_4 dvo_v4; |
3f03ced8 AD |
478 | }; |
479 | ||
480 | void | |
481 | atombios_dvo_setup(struct drm_encoder *encoder, int action) | |
482 | { | |
483 | struct drm_device *dev = encoder->dev; | |
484 | struct radeon_device *rdev = dev->dev_private; | |
485 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
486 | union dvo_encoder_control args; | |
487 | int index = GetIndexIntoMasterTable(COMMAND, DVOEncoderControl); | |
24153dd3 | 488 | uint8_t frev, crev; |
3f03ced8 AD |
489 | |
490 | memset(&args, 0, sizeof(args)); | |
491 | ||
24153dd3 AD |
492 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) |
493 | return; | |
494 | ||
afceb931 AD |
495 | /* some R4xx chips have the wrong frev */ |
496 | if (rdev->family <= CHIP_RV410) | |
497 | frev = 1; | |
498 | ||
24153dd3 AD |
499 | switch (frev) { |
500 | case 1: | |
501 | switch (crev) { | |
502 | case 1: | |
503 | /* R4xx, R5xx */ | |
504 | args.ext_tmds.sXTmdsEncoder.ucEnable = action; | |
505 | ||
9aa59993 | 506 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
24153dd3 AD |
507 | args.ext_tmds.sXTmdsEncoder.ucMisc |= PANEL_ENCODER_MISC_DUAL; |
508 | ||
509 | args.ext_tmds.sXTmdsEncoder.ucMisc |= ATOM_PANEL_MISC_888RGB; | |
510 | break; | |
511 | case 2: | |
512 | /* RS600/690/740 */ | |
513 | args.dvo.sDVOEncoder.ucAction = action; | |
514 | args.dvo.sDVOEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
515 | /* DFP1, CRT1, TV1 depending on the type of port */ | |
516 | args.dvo.sDVOEncoder.ucDeviceType = ATOM_DEVICE_DFP1_INDEX; | |
517 | ||
9aa59993 | 518 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
24153dd3 AD |
519 | args.dvo.sDVOEncoder.usDevAttr.sDigAttrib.ucAttribute |= PANEL_ENCODER_MISC_DUAL; |
520 | break; | |
521 | case 3: | |
522 | /* R6xx */ | |
523 | args.dvo_v3.ucAction = action; | |
524 | args.dvo_v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
525 | args.dvo_v3.ucDVOConfig = 0; /* XXX */ | |
526 | break; | |
aea65641 AD |
527 | case 4: |
528 | /* DCE8 */ | |
529 | args.dvo_v4.ucAction = action; | |
530 | args.dvo_v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
531 | args.dvo_v4.ucDVOConfig = 0; /* XXX */ | |
532 | args.dvo_v4.ucBitPerColor = radeon_atom_get_bpc(encoder); | |
533 | break; | |
24153dd3 AD |
534 | default: |
535 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
536 | break; | |
537 | } | |
538 | break; | |
539 | default: | |
540 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
541 | break; | |
3f03ced8 AD |
542 | } |
543 | ||
544 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
545 | } | |
546 | ||
547 | union lvds_encoder_control { | |
548 | LVDS_ENCODER_CONTROL_PS_ALLOCATION v1; | |
549 | LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2 v2; | |
550 | }; | |
551 | ||
552 | void | |
553 | atombios_digital_setup(struct drm_encoder *encoder, int action) | |
554 | { | |
555 | struct drm_device *dev = encoder->dev; | |
556 | struct radeon_device *rdev = dev->dev_private; | |
557 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
558 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
559 | union lvds_encoder_control args; | |
560 | int index = 0; | |
561 | int hdmi_detected = 0; | |
562 | uint8_t frev, crev; | |
563 | ||
564 | if (!dig) | |
565 | return; | |
566 | ||
567 | if (atombios_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) | |
568 | hdmi_detected = 1; | |
569 | ||
570 | memset(&args, 0, sizeof(args)); | |
571 | ||
572 | switch (radeon_encoder->encoder_id) { | |
573 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
574 | index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl); | |
575 | break; | |
576 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
577 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
578 | index = GetIndexIntoMasterTable(COMMAND, TMDS1EncoderControl); | |
579 | break; | |
580 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
581 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
582 | index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl); | |
583 | else | |
584 | index = GetIndexIntoMasterTable(COMMAND, TMDS2EncoderControl); | |
585 | break; | |
586 | } | |
587 | ||
588 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
589 | return; | |
590 | ||
591 | switch (frev) { | |
592 | case 1: | |
593 | case 2: | |
594 | switch (crev) { | |
595 | case 1: | |
596 | args.v1.ucMisc = 0; | |
597 | args.v1.ucAction = action; | |
598 | if (hdmi_detected) | |
599 | args.v1.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE; | |
600 | args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
601 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { | |
602 | if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL) | |
603 | args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL; | |
604 | if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB) | |
605 | args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB; | |
606 | } else { | |
607 | if (dig->linkb) | |
608 | args.v1.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB; | |
9aa59993 | 609 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
3f03ced8 AD |
610 | args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL; |
611 | /*if (pScrn->rgbBits == 8) */ | |
612 | args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB; | |
613 | } | |
614 | break; | |
615 | case 2: | |
616 | case 3: | |
617 | args.v2.ucMisc = 0; | |
618 | args.v2.ucAction = action; | |
619 | if (crev == 3) { | |
620 | if (dig->coherent_mode) | |
621 | args.v2.ucMisc |= PANEL_ENCODER_MISC_COHERENT; | |
622 | } | |
623 | if (hdmi_detected) | |
624 | args.v2.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE; | |
625 | args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
626 | args.v2.ucTruncate = 0; | |
627 | args.v2.ucSpatial = 0; | |
628 | args.v2.ucTemporal = 0; | |
629 | args.v2.ucFRC = 0; | |
630 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { | |
631 | if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL) | |
632 | args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL; | |
633 | if (dig->lcd_misc & ATOM_PANEL_MISC_SPATIAL) { | |
634 | args.v2.ucSpatial = PANEL_ENCODER_SPATIAL_DITHER_EN; | |
635 | if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB) | |
636 | args.v2.ucSpatial |= PANEL_ENCODER_SPATIAL_DITHER_DEPTH; | |
637 | } | |
638 | if (dig->lcd_misc & ATOM_PANEL_MISC_TEMPORAL) { | |
639 | args.v2.ucTemporal = PANEL_ENCODER_TEMPORAL_DITHER_EN; | |
640 | if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB) | |
641 | args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_DITHER_DEPTH; | |
642 | if (((dig->lcd_misc >> ATOM_PANEL_MISC_GREY_LEVEL_SHIFT) & 0x3) == 2) | |
643 | args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_LEVEL_4; | |
644 | } | |
645 | } else { | |
646 | if (dig->linkb) | |
647 | args.v2.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB; | |
9aa59993 | 648 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
3f03ced8 AD |
649 | args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL; |
650 | } | |
651 | break; | |
652 | default: | |
653 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
654 | break; | |
655 | } | |
656 | break; | |
657 | default: | |
658 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
659 | break; | |
660 | } | |
661 | ||
662 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
663 | } | |
664 | ||
665 | int | |
666 | atombios_get_encoder_mode(struct drm_encoder *encoder) | |
667 | { | |
e55bca26 SG |
668 | struct drm_device *dev = encoder->dev; |
669 | struct radeon_device *rdev = dev->dev_private; | |
3f03ced8 | 670 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
3f03ced8 AD |
671 | struct drm_connector *connector; |
672 | struct radeon_connector *radeon_connector; | |
673 | struct radeon_connector_atom_dig *dig_connector; | |
9843ead0 | 674 | struct radeon_encoder_atom_dig *dig_enc; |
3f03ced8 | 675 | |
9843ead0 DA |
676 | if (radeon_encoder_is_digital(encoder)) { |
677 | dig_enc = radeon_encoder->enc_priv; | |
678 | if (dig_enc->active_mst_links) | |
679 | return ATOM_ENCODER_MODE_DP_MST; | |
680 | } | |
681 | if (radeon_encoder->is_mst_encoder || radeon_encoder->offset) | |
682 | return ATOM_ENCODER_MODE_DP_MST; | |
3f03ced8 AD |
683 | /* dp bridges are always DP */ |
684 | if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE) | |
685 | return ATOM_ENCODER_MODE_DP; | |
686 | ||
687 | /* DVO is always DVO */ | |
a59fbb8e AD |
688 | if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DVO1) || |
689 | (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)) | |
3f03ced8 AD |
690 | return ATOM_ENCODER_MODE_DVO; |
691 | ||
692 | connector = radeon_get_connector_for_encoder(encoder); | |
693 | /* if we don't have an active device yet, just use one of | |
694 | * the connectors tied to the encoder. | |
695 | */ | |
696 | if (!connector) | |
697 | connector = radeon_get_connector_for_encoder_init(encoder); | |
698 | radeon_connector = to_radeon_connector(connector); | |
699 | ||
700 | switch (connector->connector_type) { | |
701 | case DRM_MODE_CONNECTOR_DVII: | |
702 | case DRM_MODE_CONNECTOR_HDMIB: /* HDMI-B is basically DL-DVI; analog works fine */ | |
108dc8e8 AD |
703 | if (radeon_audio != 0) { |
704 | if (radeon_connector->use_digital && | |
705 | (radeon_connector->audio == RADEON_AUDIO_ENABLE)) | |
706 | return ATOM_ENCODER_MODE_HDMI; | |
377bd8a9 | 707 | else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) && |
108dc8e8 AD |
708 | (radeon_connector->audio == RADEON_AUDIO_AUTO)) |
709 | return ATOM_ENCODER_MODE_HDMI; | |
710 | else if (radeon_connector->use_digital) | |
711 | return ATOM_ENCODER_MODE_DVI; | |
712 | else | |
713 | return ATOM_ENCODER_MODE_CRT; | |
714 | } else if (radeon_connector->use_digital) { | |
3f03ced8 | 715 | return ATOM_ENCODER_MODE_DVI; |
108dc8e8 | 716 | } else { |
3f03ced8 | 717 | return ATOM_ENCODER_MODE_CRT; |
108dc8e8 | 718 | } |
3f03ced8 AD |
719 | break; |
720 | case DRM_MODE_CONNECTOR_DVID: | |
721 | case DRM_MODE_CONNECTOR_HDMIA: | |
722 | default: | |
108dc8e8 AD |
723 | if (radeon_audio != 0) { |
724 | if (radeon_connector->audio == RADEON_AUDIO_ENABLE) | |
725 | return ATOM_ENCODER_MODE_HDMI; | |
377bd8a9 | 726 | else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) && |
108dc8e8 AD |
727 | (radeon_connector->audio == RADEON_AUDIO_AUTO)) |
728 | return ATOM_ENCODER_MODE_HDMI; | |
729 | else | |
730 | return ATOM_ENCODER_MODE_DVI; | |
731 | } else { | |
3f03ced8 | 732 | return ATOM_ENCODER_MODE_DVI; |
108dc8e8 | 733 | } |
3f03ced8 AD |
734 | break; |
735 | case DRM_MODE_CONNECTOR_LVDS: | |
736 | return ATOM_ENCODER_MODE_LVDS; | |
737 | break; | |
738 | case DRM_MODE_CONNECTOR_DisplayPort: | |
739 | dig_connector = radeon_connector->con_priv; | |
740 | if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || | |
108dc8e8 | 741 | (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) { |
3473f542 AD |
742 | if (radeon_audio != 0 && |
743 | drm_detect_monitor_audio(radeon_connector_edid(connector)) && | |
744 | ASIC_IS_DCE4(rdev) && !ASIC_IS_DCE5(rdev)) | |
e55bca26 | 745 | return ATOM_ENCODER_MODE_DP_AUDIO; |
3f03ced8 | 746 | return ATOM_ENCODER_MODE_DP; |
108dc8e8 AD |
747 | } else if (radeon_audio != 0) { |
748 | if (radeon_connector->audio == RADEON_AUDIO_ENABLE) | |
749 | return ATOM_ENCODER_MODE_HDMI; | |
377bd8a9 | 750 | else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) && |
108dc8e8 AD |
751 | (radeon_connector->audio == RADEON_AUDIO_AUTO)) |
752 | return ATOM_ENCODER_MODE_HDMI; | |
753 | else | |
754 | return ATOM_ENCODER_MODE_DVI; | |
755 | } else { | |
3f03ced8 | 756 | return ATOM_ENCODER_MODE_DVI; |
108dc8e8 | 757 | } |
3f03ced8 AD |
758 | break; |
759 | case DRM_MODE_CONNECTOR_eDP: | |
3473f542 AD |
760 | if (radeon_audio != 0 && |
761 | drm_detect_monitor_audio(radeon_connector_edid(connector)) && | |
762 | ASIC_IS_DCE4(rdev) && !ASIC_IS_DCE5(rdev)) | |
e55bca26 | 763 | return ATOM_ENCODER_MODE_DP_AUDIO; |
3f03ced8 AD |
764 | return ATOM_ENCODER_MODE_DP; |
765 | case DRM_MODE_CONNECTOR_DVIA: | |
766 | case DRM_MODE_CONNECTOR_VGA: | |
767 | return ATOM_ENCODER_MODE_CRT; | |
768 | break; | |
769 | case DRM_MODE_CONNECTOR_Composite: | |
770 | case DRM_MODE_CONNECTOR_SVIDEO: | |
771 | case DRM_MODE_CONNECTOR_9PinDIN: | |
772 | /* fix me */ | |
773 | return ATOM_ENCODER_MODE_TV; | |
774 | /*return ATOM_ENCODER_MODE_CV;*/ | |
775 | break; | |
776 | } | |
777 | } | |
778 | ||
779 | /* | |
780 | * DIG Encoder/Transmitter Setup | |
781 | * | |
782 | * DCE 3.0/3.1 | |
783 | * - 2 DIG transmitter blocks. UNIPHY (links A and B) and LVTMA. | |
784 | * Supports up to 3 digital outputs | |
785 | * - 2 DIG encoder blocks. | |
786 | * DIG1 can drive UNIPHY link A or link B | |
787 | * DIG2 can drive UNIPHY link B or LVTMA | |
788 | * | |
789 | * DCE 3.2 | |
790 | * - 3 DIG transmitter blocks. UNIPHY0/1/2 (links A and B). | |
791 | * Supports up to 5 digital outputs | |
792 | * - 2 DIG encoder blocks. | |
793 | * DIG1/2 can drive UNIPHY0/1/2 link A or link B | |
794 | * | |
2d415869 | 795 | * DCE 4.0/5.0/6.0 |
3f03ced8 AD |
796 | * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B). |
797 | * Supports up to 6 digital outputs | |
798 | * - 6 DIG encoder blocks. | |
799 | * - DIG to PHY mapping is hardcoded | |
800 | * DIG1 drives UNIPHY0 link A, A+B | |
801 | * DIG2 drives UNIPHY0 link B | |
802 | * DIG3 drives UNIPHY1 link A, A+B | |
803 | * DIG4 drives UNIPHY1 link B | |
804 | * DIG5 drives UNIPHY2 link A, A+B | |
805 | * DIG6 drives UNIPHY2 link B | |
806 | * | |
807 | * DCE 4.1 | |
808 | * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B). | |
809 | * Supports up to 6 digital outputs | |
810 | * - 2 DIG encoder blocks. | |
2d415869 | 811 | * llano |
3f03ced8 | 812 | * DIG1/2 can drive UNIPHY0/1/2 link A or link B |
2d415869 AD |
813 | * ontario |
814 | * DIG1 drives UNIPHY0/1/2 link A | |
815 | * DIG2 drives UNIPHY0/1/2 link B | |
3f03ced8 AD |
816 | * |
817 | * Routing | |
818 | * crtc -> dig encoder -> UNIPHY/LVTMA (1 or 2 links) | |
819 | * Examples: | |
820 | * crtc0 -> dig2 -> LVTMA links A+B -> TMDS/HDMI | |
821 | * crtc1 -> dig1 -> UNIPHY0 link B -> DP | |
822 | * crtc0 -> dig1 -> UNIPHY2 link A -> LVDS | |
823 | * crtc1 -> dig2 -> UNIPHY1 link B+A -> TMDS/HDMI | |
824 | */ | |
825 | ||
826 | union dig_encoder_control { | |
827 | DIG_ENCODER_CONTROL_PS_ALLOCATION v1; | |
828 | DIG_ENCODER_CONTROL_PARAMETERS_V2 v2; | |
829 | DIG_ENCODER_CONTROL_PARAMETERS_V3 v3; | |
830 | DIG_ENCODER_CONTROL_PARAMETERS_V4 v4; | |
831 | }; | |
832 | ||
833 | void | |
bf071900 | 834 | atombios_dig_encoder_setup2(struct drm_encoder *encoder, int action, int panel_mode, int enc_override) |
3f03ced8 AD |
835 | { |
836 | struct drm_device *dev = encoder->dev; | |
837 | struct radeon_device *rdev = dev->dev_private; | |
838 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
839 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
840 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); | |
841 | union dig_encoder_control args; | |
842 | int index = 0; | |
843 | uint8_t frev, crev; | |
844 | int dp_clock = 0; | |
845 | int dp_lane_count = 0; | |
846 | int hpd_id = RADEON_HPD_NONE; | |
3f03ced8 AD |
847 | |
848 | if (connector) { | |
849 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
850 | struct radeon_connector_atom_dig *dig_connector = | |
851 | radeon_connector->con_priv; | |
852 | ||
853 | dp_clock = dig_connector->dp_clock; | |
854 | dp_lane_count = dig_connector->dp_lane_count; | |
855 | hpd_id = radeon_connector->hpd.hpd; | |
3f03ced8 AD |
856 | } |
857 | ||
858 | /* no dig encoder assigned */ | |
859 | if (dig->dig_encoder == -1) | |
860 | return; | |
861 | ||
862 | memset(&args, 0, sizeof(args)); | |
863 | ||
864 | if (ASIC_IS_DCE4(rdev)) | |
865 | index = GetIndexIntoMasterTable(COMMAND, DIGxEncoderControl); | |
866 | else { | |
867 | if (dig->dig_encoder) | |
868 | index = GetIndexIntoMasterTable(COMMAND, DIG2EncoderControl); | |
869 | else | |
870 | index = GetIndexIntoMasterTable(COMMAND, DIG1EncoderControl); | |
871 | } | |
872 | ||
873 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
874 | return; | |
875 | ||
58cdcb8b AD |
876 | switch (frev) { |
877 | case 1: | |
878 | switch (crev) { | |
879 | case 1: | |
880 | args.v1.ucAction = action; | |
881 | args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
882 | if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE) | |
883 | args.v3.ucPanelMode = panel_mode; | |
884 | else | |
885 | args.v1.ucEncoderMode = atombios_get_encoder_mode(encoder); | |
886 | ||
887 | if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode)) | |
888 | args.v1.ucLaneNum = dp_lane_count; | |
9aa59993 | 889 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
58cdcb8b AD |
890 | args.v1.ucLaneNum = 8; |
891 | else | |
892 | args.v1.ucLaneNum = 4; | |
893 | ||
894 | if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode) && (dp_clock == 270000)) | |
895 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ; | |
896 | switch (radeon_encoder->encoder_id) { | |
897 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
898 | args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER1; | |
899 | break; | |
900 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
901 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: | |
902 | args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER2; | |
903 | break; | |
904 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
905 | args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER3; | |
906 | break; | |
907 | } | |
908 | if (dig->linkb) | |
909 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKB; | |
910 | else | |
911 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKA; | |
3f03ced8 | 912 | break; |
58cdcb8b AD |
913 | case 2: |
914 | case 3: | |
915 | args.v3.ucAction = action; | |
916 | args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
917 | if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE) | |
918 | args.v3.ucPanelMode = panel_mode; | |
919 | else | |
920 | args.v3.ucEncoderMode = atombios_get_encoder_mode(encoder); | |
921 | ||
2f6fa79a | 922 | if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode)) |
58cdcb8b | 923 | args.v3.ucLaneNum = dp_lane_count; |
9aa59993 | 924 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
58cdcb8b AD |
925 | args.v3.ucLaneNum = 8; |
926 | else | |
927 | args.v3.ucLaneNum = 4; | |
928 | ||
2f6fa79a | 929 | if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode) && (dp_clock == 270000)) |
58cdcb8b | 930 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ; |
bf071900 DA |
931 | if (enc_override != -1) |
932 | args.v3.acConfig.ucDigSel = enc_override; | |
933 | else | |
934 | args.v3.acConfig.ucDigSel = dig->dig_encoder; | |
1f0e2943 | 935 | args.v3.ucBitPerColor = radeon_atom_get_bpc(encoder); |
3f03ced8 | 936 | break; |
58cdcb8b AD |
937 | case 4: |
938 | args.v4.ucAction = action; | |
939 | args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
940 | if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE) | |
941 | args.v4.ucPanelMode = panel_mode; | |
942 | else | |
943 | args.v4.ucEncoderMode = atombios_get_encoder_mode(encoder); | |
944 | ||
2f6fa79a | 945 | if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode)) |
58cdcb8b | 946 | args.v4.ucLaneNum = dp_lane_count; |
9aa59993 | 947 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
58cdcb8b AD |
948 | args.v4.ucLaneNum = 8; |
949 | else | |
950 | args.v4.ucLaneNum = 4; | |
951 | ||
2f6fa79a | 952 | if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode)) { |
e68adef8 | 953 | if (dp_clock == 540000) |
58cdcb8b | 954 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_5_40GHZ; |
e68adef8 AD |
955 | else if (dp_clock == 324000) |
956 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_3_24GHZ; | |
957 | else if (dp_clock == 270000) | |
958 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_2_70GHZ; | |
959 | else | |
960 | args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_1_62GHZ; | |
58cdcb8b | 961 | } |
bf071900 DA |
962 | |
963 | if (enc_override != -1) | |
964 | args.v4.acConfig.ucDigSel = enc_override; | |
965 | else | |
966 | args.v4.acConfig.ucDigSel = dig->dig_encoder; | |
1f0e2943 | 967 | args.v4.ucBitPerColor = radeon_atom_get_bpc(encoder); |
58cdcb8b AD |
968 | if (hpd_id == RADEON_HPD_NONE) |
969 | args.v4.ucHPD_ID = 0; | |
970 | else | |
971 | args.v4.ucHPD_ID = hpd_id + 1; | |
3f03ced8 | 972 | break; |
3f03ced8 | 973 | default: |
58cdcb8b | 974 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); |
3f03ced8 AD |
975 | break; |
976 | } | |
58cdcb8b AD |
977 | break; |
978 | default: | |
979 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
980 | break; | |
3f03ced8 AD |
981 | } |
982 | ||
983 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
984 | ||
985 | } | |
986 | ||
bf071900 DA |
987 | void |
988 | atombios_dig_encoder_setup(struct drm_encoder *encoder, int action, int panel_mode) | |
989 | { | |
990 | atombios_dig_encoder_setup2(encoder, action, panel_mode, -1); | |
991 | } | |
992 | ||
3f03ced8 AD |
993 | union dig_transmitter_control { |
994 | DIG_TRANSMITTER_CONTROL_PS_ALLOCATION v1; | |
995 | DIG_TRANSMITTER_CONTROL_PARAMETERS_V2 v2; | |
996 | DIG_TRANSMITTER_CONTROL_PARAMETERS_V3 v3; | |
997 | DIG_TRANSMITTER_CONTROL_PARAMETERS_V4 v4; | |
47aef7a8 | 998 | DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5 v5; |
3f03ced8 AD |
999 | }; |
1000 | ||
1001 | void | |
bf071900 | 1002 | atombios_dig_transmitter_setup2(struct drm_encoder *encoder, int action, uint8_t lane_num, uint8_t lane_set, int fe) |
3f03ced8 AD |
1003 | { |
1004 | struct drm_device *dev = encoder->dev; | |
1005 | struct radeon_device *rdev = dev->dev_private; | |
1006 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
1007 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
1008 | struct drm_connector *connector; | |
1009 | union dig_transmitter_control args; | |
1010 | int index = 0; | |
1011 | uint8_t frev, crev; | |
1012 | bool is_dp = false; | |
1013 | int pll_id = 0; | |
1014 | int dp_clock = 0; | |
1015 | int dp_lane_count = 0; | |
1016 | int connector_object_id = 0; | |
1017 | int igp_lane_info = 0; | |
1018 | int dig_encoder = dig->dig_encoder; | |
47aef7a8 | 1019 | int hpd_id = RADEON_HPD_NONE; |
3f03ced8 AD |
1020 | |
1021 | if (action == ATOM_TRANSMITTER_ACTION_INIT) { | |
1022 | connector = radeon_get_connector_for_encoder_init(encoder); | |
1023 | /* just needed to avoid bailing in the encoder check. the encoder | |
1024 | * isn't used for init | |
1025 | */ | |
1026 | dig_encoder = 0; | |
1027 | } else | |
1028 | connector = radeon_get_connector_for_encoder(encoder); | |
1029 | ||
1030 | if (connector) { | |
1031 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
1032 | struct radeon_connector_atom_dig *dig_connector = | |
1033 | radeon_connector->con_priv; | |
1034 | ||
47aef7a8 | 1035 | hpd_id = radeon_connector->hpd.hpd; |
3f03ced8 AD |
1036 | dp_clock = dig_connector->dp_clock; |
1037 | dp_lane_count = dig_connector->dp_lane_count; | |
1038 | connector_object_id = | |
1039 | (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT; | |
1040 | igp_lane_info = dig_connector->igp_lane_info; | |
1041 | } | |
1042 | ||
a3b08294 AD |
1043 | if (encoder->crtc) { |
1044 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
1045 | pll_id = radeon_crtc->pll_id; | |
1046 | } | |
1047 | ||
3f03ced8 AD |
1048 | /* no dig encoder assigned */ |
1049 | if (dig_encoder == -1) | |
1050 | return; | |
1051 | ||
1052 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder))) | |
1053 | is_dp = true; | |
1054 | ||
1055 | memset(&args, 0, sizeof(args)); | |
1056 | ||
1057 | switch (radeon_encoder->encoder_id) { | |
1058 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
1059 | index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl); | |
1060 | break; | |
1061 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1062 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1063 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 1064 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 AD |
1065 | index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl); |
1066 | break; | |
1067 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: | |
1068 | index = GetIndexIntoMasterTable(COMMAND, LVTMATransmitterControl); | |
1069 | break; | |
1070 | } | |
1071 | ||
1072 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
1073 | return; | |
1074 | ||
a3b08294 AD |
1075 | switch (frev) { |
1076 | case 1: | |
1077 | switch (crev) { | |
1078 | case 1: | |
1079 | args.v1.ucAction = action; | |
1080 | if (action == ATOM_TRANSMITTER_ACTION_INIT) { | |
1081 | args.v1.usInitInfo = cpu_to_le16(connector_object_id); | |
1082 | } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) { | |
1083 | args.v1.asMode.ucLaneSel = lane_num; | |
1084 | args.v1.asMode.ucLaneSet = lane_set; | |
1085 | } else { | |
1086 | if (is_dp) | |
6e76a2df | 1087 | args.v1.usPixelClock = cpu_to_le16(dp_clock / 10); |
9aa59993 | 1088 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1089 | args.v1.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10); |
1090 | else | |
1091 | args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
1092 | } | |
3f03ced8 | 1093 | |
a3b08294 | 1094 | args.v1.ucConfig = ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL; |
3f03ced8 | 1095 | |
a3b08294 AD |
1096 | if (dig_encoder) |
1097 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER; | |
1098 | else | |
1099 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER; | |
1100 | ||
1101 | if ((rdev->flags & RADEON_IS_IGP) && | |
1102 | (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY)) { | |
9aa59993 AD |
1103 | if (is_dp || |
1104 | !radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) { | |
a3b08294 AD |
1105 | if (igp_lane_info & 0x1) |
1106 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_3; | |
1107 | else if (igp_lane_info & 0x2) | |
1108 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_4_7; | |
1109 | else if (igp_lane_info & 0x4) | |
1110 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_11; | |
1111 | else if (igp_lane_info & 0x8) | |
1112 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_12_15; | |
1113 | } else { | |
1114 | if (igp_lane_info & 0x3) | |
1115 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_7; | |
1116 | else if (igp_lane_info & 0xc) | |
1117 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_15; | |
1118 | } | |
1119 | } | |
1120 | ||
1121 | if (dig->linkb) | |
1122 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKB; | |
1123 | else | |
1124 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKA; | |
1125 | ||
1126 | if (is_dp) | |
1127 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT; | |
1128 | else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) { | |
1129 | if (dig->coherent_mode) | |
1130 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT; | |
9aa59993 | 1131 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1132 | args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_8LANE_LINK; |
1133 | } | |
1134 | break; | |
1135 | case 2: | |
1136 | args.v2.ucAction = action; | |
1137 | if (action == ATOM_TRANSMITTER_ACTION_INIT) { | |
1138 | args.v2.usInitInfo = cpu_to_le16(connector_object_id); | |
1139 | } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) { | |
1140 | args.v2.asMode.ucLaneSel = lane_num; | |
1141 | args.v2.asMode.ucLaneSet = lane_set; | |
1142 | } else { | |
1143 | if (is_dp) | |
6e76a2df | 1144 | args.v2.usPixelClock = cpu_to_le16(dp_clock / 10); |
9aa59993 | 1145 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1146 | args.v2.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10); |
1147 | else | |
1148 | args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
1149 | } | |
1150 | ||
1151 | args.v2.acConfig.ucEncoderSel = dig_encoder; | |
1152 | if (dig->linkb) | |
1153 | args.v2.acConfig.ucLinkSel = 1; | |
1154 | ||
1155 | switch (radeon_encoder->encoder_id) { | |
1156 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1157 | args.v2.acConfig.ucTransmitterSel = 0; | |
1158 | break; | |
1159 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1160 | args.v2.acConfig.ucTransmitterSel = 1; | |
1161 | break; | |
1162 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
1163 | args.v2.acConfig.ucTransmitterSel = 2; | |
1164 | break; | |
1165 | } | |
3f03ced8 | 1166 | |
3f03ced8 | 1167 | if (is_dp) { |
a3b08294 AD |
1168 | args.v2.acConfig.fCoherentMode = 1; |
1169 | args.v2.acConfig.fDPConnector = 1; | |
1170 | } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) { | |
1171 | if (dig->coherent_mode) | |
1172 | args.v2.acConfig.fCoherentMode = 1; | |
9aa59993 | 1173 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1174 | args.v2.acConfig.fDualLinkConnector = 1; |
1175 | } | |
1176 | break; | |
1177 | case 3: | |
1178 | args.v3.ucAction = action; | |
1179 | if (action == ATOM_TRANSMITTER_ACTION_INIT) { | |
1180 | args.v3.usInitInfo = cpu_to_le16(connector_object_id); | |
1181 | } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) { | |
1182 | args.v3.asMode.ucLaneSel = lane_num; | |
1183 | args.v3.asMode.ucLaneSet = lane_set; | |
1184 | } else { | |
1185 | if (is_dp) | |
6e76a2df | 1186 | args.v3.usPixelClock = cpu_to_le16(dp_clock / 10); |
9aa59993 | 1187 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 | 1188 | args.v3.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10); |
3f03ced8 | 1189 | else |
a3b08294 AD |
1190 | args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); |
1191 | } | |
1192 | ||
1193 | if (is_dp) | |
1194 | args.v3.ucLaneNum = dp_lane_count; | |
9aa59993 | 1195 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1196 | args.v3.ucLaneNum = 8; |
1197 | else | |
1198 | args.v3.ucLaneNum = 4; | |
1199 | ||
1200 | if (dig->linkb) | |
1201 | args.v3.acConfig.ucLinkSel = 1; | |
1202 | if (dig_encoder & 1) | |
1203 | args.v3.acConfig.ucEncoderSel = 1; | |
1204 | ||
1205 | /* Select the PLL for the PHY | |
1206 | * DP PHY should be clocked from external src if there is | |
1207 | * one. | |
1208 | */ | |
3f03ced8 AD |
1209 | /* On DCE4, if there is an external clock, it generates the DP ref clock */ |
1210 | if (is_dp && rdev->clock.dp_extclk) | |
1211 | args.v3.acConfig.ucRefClkSource = 2; /* external src */ | |
1212 | else | |
1213 | args.v3.acConfig.ucRefClkSource = pll_id; | |
3f03ced8 | 1214 | |
a3b08294 AD |
1215 | switch (radeon_encoder->encoder_id) { |
1216 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1217 | args.v3.acConfig.ucTransmitterSel = 0; | |
1218 | break; | |
1219 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1220 | args.v3.acConfig.ucTransmitterSel = 1; | |
1221 | break; | |
1222 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
1223 | args.v3.acConfig.ucTransmitterSel = 2; | |
1224 | break; | |
1225 | } | |
3f03ced8 | 1226 | |
a3b08294 AD |
1227 | if (is_dp) |
1228 | args.v3.acConfig.fCoherentMode = 1; /* DP requires coherent */ | |
1229 | else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) { | |
1230 | if (dig->coherent_mode) | |
1231 | args.v3.acConfig.fCoherentMode = 1; | |
9aa59993 | 1232 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1233 | args.v3.acConfig.fDualLinkConnector = 1; |
1234 | } | |
3f03ced8 | 1235 | break; |
a3b08294 AD |
1236 | case 4: |
1237 | args.v4.ucAction = action; | |
1238 | if (action == ATOM_TRANSMITTER_ACTION_INIT) { | |
1239 | args.v4.usInitInfo = cpu_to_le16(connector_object_id); | |
1240 | } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) { | |
1241 | args.v4.asMode.ucLaneSel = lane_num; | |
1242 | args.v4.asMode.ucLaneSet = lane_set; | |
3f03ced8 | 1243 | } else { |
a3b08294 | 1244 | if (is_dp) |
6e76a2df | 1245 | args.v4.usPixelClock = cpu_to_le16(dp_clock / 10); |
9aa59993 | 1246 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1247 | args.v4.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10); |
1248 | else | |
1249 | args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
3f03ced8 | 1250 | } |
3f03ced8 | 1251 | |
a3b08294 AD |
1252 | if (is_dp) |
1253 | args.v4.ucLaneNum = dp_lane_count; | |
9aa59993 | 1254 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1255 | args.v4.ucLaneNum = 8; |
1256 | else | |
1257 | args.v4.ucLaneNum = 4; | |
3f03ced8 | 1258 | |
a3b08294 AD |
1259 | if (dig->linkb) |
1260 | args.v4.acConfig.ucLinkSel = 1; | |
1261 | if (dig_encoder & 1) | |
1262 | args.v4.acConfig.ucEncoderSel = 1; | |
1263 | ||
1264 | /* Select the PLL for the PHY | |
1265 | * DP PHY should be clocked from external src if there is | |
1266 | * one. | |
1267 | */ | |
1268 | /* On DCE5 DCPLL usually generates the DP ref clock */ | |
1269 | if (is_dp) { | |
1270 | if (rdev->clock.dp_extclk) | |
1271 | args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_EXTCLK; | |
1272 | else | |
1273 | args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_DCPLL; | |
1274 | } else | |
1275 | args.v4.acConfig.ucRefClkSource = pll_id; | |
1276 | ||
1277 | switch (radeon_encoder->encoder_id) { | |
1278 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1279 | args.v4.acConfig.ucTransmitterSel = 0; | |
1280 | break; | |
1281 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1282 | args.v4.acConfig.ucTransmitterSel = 1; | |
1283 | break; | |
1284 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
1285 | args.v4.acConfig.ucTransmitterSel = 2; | |
1286 | break; | |
1287 | } | |
1288 | ||
1289 | if (is_dp) | |
1290 | args.v4.acConfig.fCoherentMode = 1; /* DP requires coherent */ | |
1291 | else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) { | |
1292 | if (dig->coherent_mode) | |
1293 | args.v4.acConfig.fCoherentMode = 1; | |
9aa59993 | 1294 | if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
a3b08294 AD |
1295 | args.v4.acConfig.fDualLinkConnector = 1; |
1296 | } | |
1297 | break; | |
47aef7a8 AD |
1298 | case 5: |
1299 | args.v5.ucAction = action; | |
1300 | if (is_dp) | |
1301 | args.v5.usSymClock = cpu_to_le16(dp_clock / 10); | |
1302 | else | |
1303 | args.v5.usSymClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
1304 | ||
1305 | switch (radeon_encoder->encoder_id) { | |
1306 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1307 | if (dig->linkb) | |
1308 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYB; | |
1309 | else | |
1310 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYA; | |
1311 | break; | |
1312 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1313 | if (dig->linkb) | |
1314 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYD; | |
1315 | else | |
1316 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYC; | |
1317 | break; | |
1318 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
1319 | if (dig->linkb) | |
1320 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYF; | |
1321 | else | |
1322 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYE; | |
1323 | break; | |
e68adef8 AD |
1324 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
1325 | args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYG; | |
1326 | break; | |
47aef7a8 AD |
1327 | } |
1328 | if (is_dp) | |
1329 | args.v5.ucLaneNum = dp_lane_count; | |
d03874c8 | 1330 | else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
47aef7a8 AD |
1331 | args.v5.ucLaneNum = 8; |
1332 | else | |
1333 | args.v5.ucLaneNum = 4; | |
1334 | args.v5.ucConnObjId = connector_object_id; | |
1335 | args.v5.ucDigMode = atombios_get_encoder_mode(encoder); | |
1336 | ||
1337 | if (is_dp && rdev->clock.dp_extclk) | |
1338 | args.v5.asConfig.ucPhyClkSrcId = ENCODER_REFCLK_SRC_EXTCLK; | |
1339 | else | |
1340 | args.v5.asConfig.ucPhyClkSrcId = pll_id; | |
1341 | ||
1342 | if (is_dp) | |
1343 | args.v5.asConfig.ucCoherentMode = 1; /* DP requires coherent */ | |
1344 | else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) { | |
1345 | if (dig->coherent_mode) | |
1346 | args.v5.asConfig.ucCoherentMode = 1; | |
1347 | } | |
1348 | if (hpd_id == RADEON_HPD_NONE) | |
1349 | args.v5.asConfig.ucHPDSel = 0; | |
1350 | else | |
1351 | args.v5.asConfig.ucHPDSel = hpd_id + 1; | |
bf071900 | 1352 | args.v5.ucDigEncoderSel = (fe != -1) ? (1 << fe) : (1 << dig_encoder); |
47aef7a8 AD |
1353 | args.v5.ucDPLaneSet = lane_set; |
1354 | break; | |
a3b08294 AD |
1355 | default: |
1356 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
1357 | break; | |
3f03ced8 | 1358 | } |
a3b08294 AD |
1359 | break; |
1360 | default: | |
1361 | DRM_ERROR("Unknown table version %d, %d\n", frev, crev); | |
1362 | break; | |
3f03ced8 AD |
1363 | } |
1364 | ||
1365 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1366 | } | |
1367 | ||
bf071900 DA |
1368 | void |
1369 | atombios_dig_transmitter_setup(struct drm_encoder *encoder, int action, uint8_t lane_num, uint8_t lane_set) | |
1370 | { | |
1371 | atombios_dig_transmitter_setup2(encoder, action, lane_num, lane_set, -1); | |
1372 | } | |
1373 | ||
3f03ced8 AD |
1374 | bool |
1375 | atombios_set_edp_panel_power(struct drm_connector *connector, int action) | |
1376 | { | |
1377 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
1378 | struct drm_device *dev = radeon_connector->base.dev; | |
1379 | struct radeon_device *rdev = dev->dev_private; | |
1380 | union dig_transmitter_control args; | |
1381 | int index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl); | |
1382 | uint8_t frev, crev; | |
1383 | ||
1384 | if (connector->connector_type != DRM_MODE_CONNECTOR_eDP) | |
1385 | goto done; | |
1386 | ||
1387 | if (!ASIC_IS_DCE4(rdev)) | |
1388 | goto done; | |
1389 | ||
1390 | if ((action != ATOM_TRANSMITTER_ACTION_POWER_ON) && | |
1391 | (action != ATOM_TRANSMITTER_ACTION_POWER_OFF)) | |
1392 | goto done; | |
1393 | ||
1394 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
1395 | goto done; | |
1396 | ||
1397 | memset(&args, 0, sizeof(args)); | |
1398 | ||
1399 | args.v1.ucAction = action; | |
1400 | ||
1401 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1402 | ||
1403 | /* wait for the panel to power up */ | |
1404 | if (action == ATOM_TRANSMITTER_ACTION_POWER_ON) { | |
1405 | int i; | |
1406 | ||
1407 | for (i = 0; i < 300; i++) { | |
1408 | if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd)) | |
1409 | return true; | |
1410 | mdelay(1); | |
1411 | } | |
1412 | return false; | |
1413 | } | |
1414 | done: | |
1415 | return true; | |
1416 | } | |
1417 | ||
1418 | union external_encoder_control { | |
1419 | EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION v1; | |
1420 | EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3 v3; | |
1421 | }; | |
1422 | ||
1423 | static void | |
1424 | atombios_external_encoder_setup(struct drm_encoder *encoder, | |
1425 | struct drm_encoder *ext_encoder, | |
1426 | int action) | |
1427 | { | |
1428 | struct drm_device *dev = encoder->dev; | |
1429 | struct radeon_device *rdev = dev->dev_private; | |
1430 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
1431 | struct radeon_encoder *ext_radeon_encoder = to_radeon_encoder(ext_encoder); | |
1432 | union external_encoder_control args; | |
1433 | struct drm_connector *connector; | |
1434 | int index = GetIndexIntoMasterTable(COMMAND, ExternalEncoderControl); | |
1435 | u8 frev, crev; | |
1436 | int dp_clock = 0; | |
1437 | int dp_lane_count = 0; | |
1438 | int connector_object_id = 0; | |
1439 | u32 ext_enum = (ext_radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT; | |
3f03ced8 AD |
1440 | |
1441 | if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT) | |
1442 | connector = radeon_get_connector_for_encoder_init(encoder); | |
1443 | else | |
1444 | connector = radeon_get_connector_for_encoder(encoder); | |
1445 | ||
1446 | if (connector) { | |
1447 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
1448 | struct radeon_connector_atom_dig *dig_connector = | |
1449 | radeon_connector->con_priv; | |
1450 | ||
1451 | dp_clock = dig_connector->dp_clock; | |
1452 | dp_lane_count = dig_connector->dp_lane_count; | |
1453 | connector_object_id = | |
1454 | (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT; | |
3f03ced8 AD |
1455 | } |
1456 | ||
1457 | memset(&args, 0, sizeof(args)); | |
1458 | ||
1459 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
1460 | return; | |
1461 | ||
1462 | switch (frev) { | |
1463 | case 1: | |
1464 | /* no params on frev 1 */ | |
1465 | break; | |
1466 | case 2: | |
1467 | switch (crev) { | |
1468 | case 1: | |
1469 | case 2: | |
1470 | args.v1.sDigEncoder.ucAction = action; | |
1471 | args.v1.sDigEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
1472 | args.v1.sDigEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder); | |
1473 | ||
1474 | if (ENCODER_MODE_IS_DP(args.v1.sDigEncoder.ucEncoderMode)) { | |
1475 | if (dp_clock == 270000) | |
1476 | args.v1.sDigEncoder.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ; | |
1477 | args.v1.sDigEncoder.ucLaneNum = dp_lane_count; | |
9aa59993 | 1478 | } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
3f03ced8 AD |
1479 | args.v1.sDigEncoder.ucLaneNum = 8; |
1480 | else | |
1481 | args.v1.sDigEncoder.ucLaneNum = 4; | |
1482 | break; | |
1483 | case 3: | |
1484 | args.v3.sExtEncoder.ucAction = action; | |
1485 | if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT) | |
1486 | args.v3.sExtEncoder.usConnectorId = cpu_to_le16(connector_object_id); | |
1487 | else | |
1488 | args.v3.sExtEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); | |
1489 | args.v3.sExtEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder); | |
1490 | ||
1491 | if (ENCODER_MODE_IS_DP(args.v3.sExtEncoder.ucEncoderMode)) { | |
1492 | if (dp_clock == 270000) | |
1493 | args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ; | |
1494 | else if (dp_clock == 540000) | |
1495 | args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ; | |
1496 | args.v3.sExtEncoder.ucLaneNum = dp_lane_count; | |
9aa59993 | 1497 | } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) |
3f03ced8 AD |
1498 | args.v3.sExtEncoder.ucLaneNum = 8; |
1499 | else | |
1500 | args.v3.sExtEncoder.ucLaneNum = 4; | |
1501 | switch (ext_enum) { | |
1502 | case GRAPH_OBJECT_ENUM_ID1: | |
1503 | args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER1; | |
1504 | break; | |
1505 | case GRAPH_OBJECT_ENUM_ID2: | |
1506 | args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER2; | |
1507 | break; | |
1508 | case GRAPH_OBJECT_ENUM_ID3: | |
1509 | args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER3; | |
1510 | break; | |
1511 | } | |
1f0e2943 | 1512 | args.v3.sExtEncoder.ucBitPerColor = radeon_atom_get_bpc(encoder); |
3f03ced8 AD |
1513 | break; |
1514 | default: | |
1515 | DRM_ERROR("Unknown table version: %d, %d\n", frev, crev); | |
1516 | return; | |
1517 | } | |
1518 | break; | |
1519 | default: | |
1520 | DRM_ERROR("Unknown table version: %d, %d\n", frev, crev); | |
1521 | return; | |
1522 | } | |
1523 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1524 | } | |
1525 | ||
1526 | static void | |
1527 | atombios_yuv_setup(struct drm_encoder *encoder, bool enable) | |
1528 | { | |
1529 | struct drm_device *dev = encoder->dev; | |
1530 | struct radeon_device *rdev = dev->dev_private; | |
1531 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
1532 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
1533 | ENABLE_YUV_PS_ALLOCATION args; | |
1534 | int index = GetIndexIntoMasterTable(COMMAND, EnableYUV); | |
1535 | uint32_t temp, reg; | |
1536 | ||
1537 | memset(&args, 0, sizeof(args)); | |
1538 | ||
1539 | if (rdev->family >= CHIP_R600) | |
1540 | reg = R600_BIOS_3_SCRATCH; | |
1541 | else | |
1542 | reg = RADEON_BIOS_3_SCRATCH; | |
1543 | ||
1544 | /* XXX: fix up scratch reg handling */ | |
1545 | temp = RREG32(reg); | |
1546 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1547 | WREG32(reg, (ATOM_S3_TV1_ACTIVE | | |
1548 | (radeon_crtc->crtc_id << 18))); | |
1549 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1550 | WREG32(reg, (ATOM_S3_CV_ACTIVE | (radeon_crtc->crtc_id << 24))); | |
1551 | else | |
1552 | WREG32(reg, 0); | |
1553 | ||
1554 | if (enable) | |
1555 | args.ucEnable = ATOM_ENABLE; | |
1556 | args.ucCRTC = radeon_crtc->crtc_id; | |
1557 | ||
1558 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1559 | ||
1560 | WREG32(reg, temp); | |
1561 | } | |
1562 | ||
1563 | static void | |
1564 | radeon_atom_encoder_dpms_avivo(struct drm_encoder *encoder, int mode) | |
1565 | { | |
1566 | struct drm_device *dev = encoder->dev; | |
1567 | struct radeon_device *rdev = dev->dev_private; | |
1568 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
1569 | DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args; | |
1570 | int index = 0; | |
1571 | ||
1572 | memset(&args, 0, sizeof(args)); | |
1573 | ||
1574 | switch (radeon_encoder->encoder_id) { | |
1575 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
1576 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
1577 | index = GetIndexIntoMasterTable(COMMAND, TMDSAOutputControl); | |
1578 | break; | |
1579 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
1580 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
1581 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
1582 | index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl); | |
1583 | break; | |
1584 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
1585 | index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl); | |
1586 | break; | |
1587 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
1588 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
1589 | index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl); | |
1590 | else | |
1591 | index = GetIndexIntoMasterTable(COMMAND, LVTMAOutputControl); | |
1592 | break; | |
1593 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
1594 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
1595 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1596 | index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl); | |
1597 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1598 | index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl); | |
1599 | else | |
1600 | index = GetIndexIntoMasterTable(COMMAND, DAC1OutputControl); | |
1601 | break; | |
1602 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
1603 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
1604 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1605 | index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl); | |
1606 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1607 | index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl); | |
1608 | else | |
1609 | index = GetIndexIntoMasterTable(COMMAND, DAC2OutputControl); | |
1610 | break; | |
1611 | default: | |
1612 | return; | |
1613 | } | |
1614 | ||
1615 | switch (mode) { | |
1616 | case DRM_MODE_DPMS_ON: | |
1617 | args.ucAction = ATOM_ENABLE; | |
1618 | /* workaround for DVOOutputControl on some RS690 systems */ | |
1619 | if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DDI) { | |
1620 | u32 reg = RREG32(RADEON_BIOS_3_SCRATCH); | |
1621 | WREG32(RADEON_BIOS_3_SCRATCH, reg & ~ATOM_S3_DFP2I_ACTIVE); | |
1622 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1623 | WREG32(RADEON_BIOS_3_SCRATCH, reg); | |
1624 | } else | |
1625 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1626 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { | |
1627 | args.ucAction = ATOM_LCD_BLON; | |
1628 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1629 | } | |
1630 | break; | |
1631 | case DRM_MODE_DPMS_STANDBY: | |
1632 | case DRM_MODE_DPMS_SUSPEND: | |
1633 | case DRM_MODE_DPMS_OFF: | |
1634 | args.ucAction = ATOM_DISABLE; | |
1635 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1636 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { | |
1637 | args.ucAction = ATOM_LCD_BLOFF; | |
1638 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1639 | } | |
1640 | break; | |
1641 | } | |
1642 | } | |
1643 | ||
1644 | static void | |
1645 | radeon_atom_encoder_dpms_dig(struct drm_encoder *encoder, int mode) | |
1646 | { | |
1647 | struct drm_device *dev = encoder->dev; | |
1648 | struct radeon_device *rdev = dev->dev_private; | |
1649 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
8d1af57a AD |
1650 | struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder); |
1651 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
3f03ced8 AD |
1652 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); |
1653 | struct radeon_connector *radeon_connector = NULL; | |
1654 | struct radeon_connector_atom_dig *radeon_dig_connector = NULL; | |
6f50e075 | 1655 | bool travis_quirk = false; |
3f03ced8 AD |
1656 | |
1657 | if (connector) { | |
1658 | radeon_connector = to_radeon_connector(connector); | |
1659 | radeon_dig_connector = radeon_connector->con_priv; | |
6f50e075 AD |
1660 | if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) == |
1661 | ENCODER_OBJECT_ID_TRAVIS) && | |
1662 | (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) && | |
1663 | !ASIC_IS_DCE5(rdev)) | |
1664 | travis_quirk = true; | |
3f03ced8 AD |
1665 | } |
1666 | ||
1667 | switch (mode) { | |
1668 | case DRM_MODE_DPMS_ON: | |
8d1af57a AD |
1669 | if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) { |
1670 | if (!connector) | |
1671 | dig->panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE; | |
1672 | else | |
1673 | dig->panel_mode = radeon_dp_get_panel_mode(encoder, connector); | |
1674 | ||
1675 | /* setup and enable the encoder */ | |
1676 | atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0); | |
1677 | atombios_dig_encoder_setup(encoder, | |
1678 | ATOM_ENCODER_CMD_SETUP_PANEL_MODE, | |
1679 | dig->panel_mode); | |
1680 | if (ext_encoder) { | |
1681 | if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev)) | |
1682 | atombios_external_encoder_setup(encoder, ext_encoder, | |
1683 | EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP); | |
fcedac67 | 1684 | } |
8d1af57a AD |
1685 | } else if (ASIC_IS_DCE4(rdev)) { |
1686 | /* setup and enable the encoder */ | |
1687 | atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0); | |
8d1af57a AD |
1688 | } else { |
1689 | /* setup and enable the encoder and transmitter */ | |
1690 | atombios_dig_encoder_setup(encoder, ATOM_ENABLE, 0); | |
1691 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_SETUP, 0, 0); | |
fcedac67 | 1692 | } |
3f03ced8 AD |
1693 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) { |
1694 | if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) { | |
1695 | atombios_set_edp_panel_power(connector, | |
1696 | ATOM_TRANSMITTER_ACTION_POWER_ON); | |
1697 | radeon_dig_connector->edp_on = true; | |
1698 | } | |
6f50e075 AD |
1699 | } |
1700 | /* enable the transmitter */ | |
1701 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_ENABLE, 0, 0); | |
1702 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) { | |
1703 | /* DP_SET_POWER_D0 is set in radeon_dp_link_train */ | |
3f03ced8 AD |
1704 | radeon_dp_link_train(encoder, connector); |
1705 | if (ASIC_IS_DCE4(rdev)) | |
1706 | atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_ON, 0); | |
1707 | } | |
1708 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
6f50e075 AD |
1709 | atombios_dig_transmitter_setup(encoder, |
1710 | ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0); | |
1711 | if (ext_encoder) | |
1712 | atombios_external_encoder_setup(encoder, ext_encoder, ATOM_ENABLE); | |
3f03ced8 AD |
1713 | break; |
1714 | case DRM_MODE_DPMS_STANDBY: | |
1715 | case DRM_MODE_DPMS_SUSPEND: | |
1716 | case DRM_MODE_DPMS_OFF: | |
9843ead0 DA |
1717 | |
1718 | /* don't power off encoders with active MST links */ | |
1719 | if (dig->active_mst_links) | |
1720 | return; | |
1721 | ||
6f50e075 AD |
1722 | if (ASIC_IS_DCE4(rdev)) { |
1723 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) | |
1724 | atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_OFF, 0); | |
1725 | } | |
1726 | if (ext_encoder) | |
1727 | atombios_external_encoder_setup(encoder, ext_encoder, ATOM_DISABLE); | |
1728 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
1729 | atombios_dig_transmitter_setup(encoder, | |
1730 | ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0); | |
1731 | ||
1732 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && | |
1733 | connector && !travis_quirk) | |
1734 | radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3); | |
40390961 | 1735 | if (ASIC_IS_DCE4(rdev)) { |
8d1af57a | 1736 | /* disable the transmitter */ |
6f50e075 AD |
1737 | atombios_dig_transmitter_setup(encoder, |
1738 | ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0); | |
8d1af57a AD |
1739 | } else { |
1740 | /* disable the encoder and transmitter */ | |
6f50e075 AD |
1741 | atombios_dig_transmitter_setup(encoder, |
1742 | ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0); | |
8d1af57a AD |
1743 | atombios_dig_encoder_setup(encoder, ATOM_DISABLE, 0); |
1744 | } | |
3f03ced8 | 1745 | if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) { |
6f50e075 AD |
1746 | if (travis_quirk) |
1747 | radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3); | |
3f03ced8 AD |
1748 | if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) { |
1749 | atombios_set_edp_panel_power(connector, | |
1750 | ATOM_TRANSMITTER_ACTION_POWER_OFF); | |
1751 | radeon_dig_connector->edp_on = false; | |
1752 | } | |
1753 | } | |
3f03ced8 AD |
1754 | break; |
1755 | } | |
1756 | } | |
1757 | ||
1758 | static void | |
1759 | radeon_atom_encoder_dpms(struct drm_encoder *encoder, int mode) | |
1760 | { | |
1761 | struct drm_device *dev = encoder->dev; | |
1762 | struct radeon_device *rdev = dev->dev_private; | |
1763 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
5c046a57 AD |
1764 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); |
1765 | int encoder_mode = atombios_get_encoder_mode(encoder); | |
3f03ced8 AD |
1766 | |
1767 | DRM_DEBUG_KMS("encoder dpms %d to mode %d, devices %08x, active_devices %08x\n", | |
1768 | radeon_encoder->encoder_id, mode, radeon_encoder->devices, | |
1769 | radeon_encoder->active_device); | |
5c046a57 AD |
1770 | |
1771 | if (connector && (radeon_audio != 0) && | |
1772 | ((encoder_mode == ATOM_ENCODER_MODE_HDMI) || | |
1773 | (ENCODER_MODE_IS_DP(encoder_mode) && | |
1774 | drm_detect_monitor_audio(radeon_connector_edid(connector))))) | |
1775 | radeon_audio_dpms(encoder, mode); | |
1776 | ||
3f03ced8 AD |
1777 | switch (radeon_encoder->encoder_id) { |
1778 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
1779 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
1780 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
1781 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
1782 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
1783 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
1784 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
1785 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
1786 | radeon_atom_encoder_dpms_avivo(encoder, mode); | |
1787 | break; | |
1788 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1789 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1790 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 1791 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 AD |
1792 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: |
1793 | radeon_atom_encoder_dpms_dig(encoder, mode); | |
1794 | break; | |
1795 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
1796 | if (ASIC_IS_DCE5(rdev)) { | |
1797 | switch (mode) { | |
1798 | case DRM_MODE_DPMS_ON: | |
1799 | atombios_dvo_setup(encoder, ATOM_ENABLE); | |
1800 | break; | |
1801 | case DRM_MODE_DPMS_STANDBY: | |
1802 | case DRM_MODE_DPMS_SUSPEND: | |
1803 | case DRM_MODE_DPMS_OFF: | |
1804 | atombios_dvo_setup(encoder, ATOM_DISABLE); | |
1805 | break; | |
1806 | } | |
1807 | } else if (ASIC_IS_DCE3(rdev)) | |
1808 | radeon_atom_encoder_dpms_dig(encoder, mode); | |
1809 | else | |
1810 | radeon_atom_encoder_dpms_avivo(encoder, mode); | |
1811 | break; | |
1812 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
1813 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
1814 | if (ASIC_IS_DCE5(rdev)) { | |
1815 | switch (mode) { | |
1816 | case DRM_MODE_DPMS_ON: | |
1817 | atombios_dac_setup(encoder, ATOM_ENABLE); | |
1818 | break; | |
1819 | case DRM_MODE_DPMS_STANDBY: | |
1820 | case DRM_MODE_DPMS_SUSPEND: | |
1821 | case DRM_MODE_DPMS_OFF: | |
1822 | atombios_dac_setup(encoder, ATOM_DISABLE); | |
1823 | break; | |
1824 | } | |
1825 | } else | |
1826 | radeon_atom_encoder_dpms_avivo(encoder, mode); | |
1827 | break; | |
1828 | default: | |
1829 | return; | |
1830 | } | |
1831 | ||
3f03ced8 AD |
1832 | radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false); |
1833 | ||
1834 | } | |
1835 | ||
1836 | union crtc_source_param { | |
1837 | SELECT_CRTC_SOURCE_PS_ALLOCATION v1; | |
1838 | SELECT_CRTC_SOURCE_PARAMETERS_V2 v2; | |
1839 | }; | |
1840 | ||
1841 | static void | |
1842 | atombios_set_encoder_crtc_source(struct drm_encoder *encoder) | |
1843 | { | |
1844 | struct drm_device *dev = encoder->dev; | |
1845 | struct radeon_device *rdev = dev->dev_private; | |
1846 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
1847 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
1848 | union crtc_source_param args; | |
1849 | int index = GetIndexIntoMasterTable(COMMAND, SelectCRTC_Source); | |
1850 | uint8_t frev, crev; | |
1851 | struct radeon_encoder_atom_dig *dig; | |
1852 | ||
1853 | memset(&args, 0, sizeof(args)); | |
1854 | ||
1855 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
1856 | return; | |
1857 | ||
1858 | switch (frev) { | |
1859 | case 1: | |
1860 | switch (crev) { | |
1861 | case 1: | |
1862 | default: | |
1863 | if (ASIC_IS_AVIVO(rdev)) | |
1864 | args.v1.ucCRTC = radeon_crtc->crtc_id; | |
1865 | else { | |
1866 | if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1) { | |
1867 | args.v1.ucCRTC = radeon_crtc->crtc_id; | |
1868 | } else { | |
1869 | args.v1.ucCRTC = radeon_crtc->crtc_id << 2; | |
1870 | } | |
1871 | } | |
1872 | switch (radeon_encoder->encoder_id) { | |
1873 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
1874 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
1875 | args.v1.ucDevice = ATOM_DEVICE_DFP1_INDEX; | |
1876 | break; | |
1877 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
1878 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
1879 | if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) | |
1880 | args.v1.ucDevice = ATOM_DEVICE_LCD1_INDEX; | |
1881 | else | |
1882 | args.v1.ucDevice = ATOM_DEVICE_DFP3_INDEX; | |
1883 | break; | |
1884 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
1885 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
1886 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
1887 | args.v1.ucDevice = ATOM_DEVICE_DFP2_INDEX; | |
1888 | break; | |
1889 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
1890 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
1891 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1892 | args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX; | |
1893 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1894 | args.v1.ucDevice = ATOM_DEVICE_CV_INDEX; | |
1895 | else | |
1896 | args.v1.ucDevice = ATOM_DEVICE_CRT1_INDEX; | |
1897 | break; | |
1898 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
1899 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
1900 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1901 | args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX; | |
1902 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1903 | args.v1.ucDevice = ATOM_DEVICE_CV_INDEX; | |
1904 | else | |
1905 | args.v1.ucDevice = ATOM_DEVICE_CRT2_INDEX; | |
1906 | break; | |
1907 | } | |
1908 | break; | |
1909 | case 2: | |
1910 | args.v2.ucCRTC = radeon_crtc->crtc_id; | |
1911 | if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE) { | |
1912 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); | |
1913 | ||
1914 | if (connector->connector_type == DRM_MODE_CONNECTOR_LVDS) | |
1915 | args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS; | |
1916 | else if (connector->connector_type == DRM_MODE_CONNECTOR_VGA) | |
1917 | args.v2.ucEncodeMode = ATOM_ENCODER_MODE_CRT; | |
1918 | else | |
1919 | args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder); | |
64252835 AD |
1920 | } else if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { |
1921 | args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS; | |
1922 | } else { | |
3f03ced8 | 1923 | args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder); |
64252835 | 1924 | } |
3f03ced8 AD |
1925 | switch (radeon_encoder->encoder_id) { |
1926 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
1927 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
1928 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 1929 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 AD |
1930 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: |
1931 | dig = radeon_encoder->enc_priv; | |
1932 | switch (dig->dig_encoder) { | |
1933 | case 0: | |
1934 | args.v2.ucEncoderID = ASIC_INT_DIG1_ENCODER_ID; | |
1935 | break; | |
1936 | case 1: | |
1937 | args.v2.ucEncoderID = ASIC_INT_DIG2_ENCODER_ID; | |
1938 | break; | |
1939 | case 2: | |
1940 | args.v2.ucEncoderID = ASIC_INT_DIG3_ENCODER_ID; | |
1941 | break; | |
1942 | case 3: | |
1943 | args.v2.ucEncoderID = ASIC_INT_DIG4_ENCODER_ID; | |
1944 | break; | |
1945 | case 4: | |
1946 | args.v2.ucEncoderID = ASIC_INT_DIG5_ENCODER_ID; | |
1947 | break; | |
1948 | case 5: | |
1949 | args.v2.ucEncoderID = ASIC_INT_DIG6_ENCODER_ID; | |
1950 | break; | |
e68adef8 AD |
1951 | case 6: |
1952 | args.v2.ucEncoderID = ASIC_INT_DIG7_ENCODER_ID; | |
1953 | break; | |
3f03ced8 AD |
1954 | } |
1955 | break; | |
1956 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
1957 | args.v2.ucEncoderID = ASIC_INT_DVO_ENCODER_ID; | |
1958 | break; | |
1959 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
1960 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1961 | args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID; | |
1962 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1963 | args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID; | |
1964 | else | |
1965 | args.v2.ucEncoderID = ASIC_INT_DAC1_ENCODER_ID; | |
1966 | break; | |
1967 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
1968 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) | |
1969 | args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID; | |
1970 | else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT)) | |
1971 | args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID; | |
1972 | else | |
1973 | args.v2.ucEncoderID = ASIC_INT_DAC2_ENCODER_ID; | |
1974 | break; | |
1975 | } | |
1976 | break; | |
1977 | } | |
1978 | break; | |
1979 | default: | |
1980 | DRM_ERROR("Unknown table version: %d, %d\n", frev, crev); | |
1981 | return; | |
1982 | } | |
1983 | ||
1984 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
1985 | ||
1986 | /* update scratch regs with new routing */ | |
1987 | radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id); | |
1988 | } | |
1989 | ||
9843ead0 DA |
1990 | void |
1991 | atombios_set_mst_encoder_crtc_source(struct drm_encoder *encoder, int fe) | |
1992 | { | |
1993 | struct drm_device *dev = encoder->dev; | |
1994 | struct radeon_device *rdev = dev->dev_private; | |
1995 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
1996 | int index = GetIndexIntoMasterTable(COMMAND, SelectCRTC_Source); | |
1997 | uint8_t frev, crev; | |
1998 | union crtc_source_param args; | |
1999 | ||
2000 | memset(&args, 0, sizeof(args)); | |
2001 | ||
2002 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
2003 | return; | |
2004 | ||
2005 | if (frev != 1 && crev != 2) | |
2006 | DRM_ERROR("Unknown table for MST %d, %d\n", frev, crev); | |
2007 | ||
2008 | args.v2.ucCRTC = radeon_crtc->crtc_id; | |
2009 | args.v2.ucEncodeMode = ATOM_ENCODER_MODE_DP_MST; | |
2010 | ||
2011 | switch (fe) { | |
2012 | case 0: | |
2013 | args.v2.ucEncoderID = ASIC_INT_DIG1_ENCODER_ID; | |
2014 | break; | |
2015 | case 1: | |
2016 | args.v2.ucEncoderID = ASIC_INT_DIG2_ENCODER_ID; | |
2017 | break; | |
2018 | case 2: | |
2019 | args.v2.ucEncoderID = ASIC_INT_DIG3_ENCODER_ID; | |
2020 | break; | |
2021 | case 3: | |
2022 | args.v2.ucEncoderID = ASIC_INT_DIG4_ENCODER_ID; | |
2023 | break; | |
2024 | case 4: | |
2025 | args.v2.ucEncoderID = ASIC_INT_DIG5_ENCODER_ID; | |
2026 | break; | |
2027 | case 5: | |
2028 | args.v2.ucEncoderID = ASIC_INT_DIG6_ENCODER_ID; | |
2029 | break; | |
2030 | case 6: | |
2031 | args.v2.ucEncoderID = ASIC_INT_DIG7_ENCODER_ID; | |
2032 | break; | |
2033 | } | |
2034 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
2035 | } | |
2036 | ||
3f03ced8 AD |
2037 | static void |
2038 | atombios_apply_encoder_quirks(struct drm_encoder *encoder, | |
2039 | struct drm_display_mode *mode) | |
2040 | { | |
2041 | struct drm_device *dev = encoder->dev; | |
2042 | struct radeon_device *rdev = dev->dev_private; | |
2043 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2044 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
2045 | ||
2046 | /* Funky macbooks */ | |
2047 | if ((dev->pdev->device == 0x71C5) && | |
2048 | (dev->pdev->subsystem_vendor == 0x106b) && | |
2049 | (dev->pdev->subsystem_device == 0x0080)) { | |
2050 | if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) { | |
2051 | uint32_t lvtma_bit_depth_control = RREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL); | |
2052 | ||
2053 | lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN; | |
2054 | lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN; | |
2055 | ||
2056 | WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, lvtma_bit_depth_control); | |
2057 | } | |
2058 | } | |
2059 | ||
2060 | /* set scaler clears this on some chips */ | |
2061 | if (ASIC_IS_AVIVO(rdev) && | |
2062 | (!(radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)))) { | |
d798f2f2 AD |
2063 | if (ASIC_IS_DCE8(rdev)) { |
2064 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
2065 | WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset, | |
2066 | CIK_INTERLEAVE_EN); | |
2067 | else | |
2068 | WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset, 0); | |
2069 | } else if (ASIC_IS_DCE4(rdev)) { | |
3f03ced8 AD |
2070 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) |
2071 | WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset, | |
2072 | EVERGREEN_INTERLEAVE_EN); | |
2073 | else | |
2074 | WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset, 0); | |
2075 | } else { | |
2076 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
2077 | WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset, | |
2078 | AVIVO_D1MODE_INTERLEAVE_EN); | |
2079 | else | |
2080 | WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset, 0); | |
2081 | } | |
2082 | } | |
2083 | } | |
2084 | ||
8f0fc088 DA |
2085 | void radeon_atom_release_dig_encoder(struct radeon_device *rdev, int enc_idx) |
2086 | { | |
2087 | if (enc_idx < 0) | |
2088 | return; | |
2089 | rdev->mode_info.active_encoders &= ~(1 << enc_idx); | |
2090 | } | |
2091 | ||
2092 | int radeon_atom_pick_dig_encoder(struct drm_encoder *encoder, int fe_idx) | |
3f03ced8 AD |
2093 | { |
2094 | struct drm_device *dev = encoder->dev; | |
2095 | struct radeon_device *rdev = dev->dev_private; | |
2096 | struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc); | |
2097 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2098 | struct drm_encoder *test_encoder; | |
41fa5437 | 2099 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; |
3f03ced8 | 2100 | uint32_t dig_enc_in_use = 0; |
8f0fc088 | 2101 | int enc_idx = -1; |
3f03ced8 | 2102 | |
8f0fc088 DA |
2103 | if (fe_idx >= 0) { |
2104 | enc_idx = fe_idx; | |
2105 | goto assigned; | |
2106 | } | |
41fa5437 AD |
2107 | if (ASIC_IS_DCE6(rdev)) { |
2108 | /* DCE6 */ | |
2109 | switch (radeon_encoder->encoder_id) { | |
2110 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2111 | if (dig->linkb) | |
8f0fc088 | 2112 | enc_idx = 1; |
41fa5437 | 2113 | else |
8f0fc088 | 2114 | enc_idx = 0; |
41fa5437 AD |
2115 | break; |
2116 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2117 | if (dig->linkb) | |
8f0fc088 | 2118 | enc_idx = 3; |
41fa5437 | 2119 | else |
8f0fc088 | 2120 | enc_idx = 2; |
41fa5437 AD |
2121 | break; |
2122 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
2123 | if (dig->linkb) | |
8f0fc088 | 2124 | enc_idx = 5; |
41fa5437 | 2125 | else |
8f0fc088 | 2126 | enc_idx = 4; |
41fa5437 | 2127 | break; |
e68adef8 | 2128 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
8f0fc088 | 2129 | enc_idx = 6; |
e68adef8 | 2130 | break; |
41fa5437 | 2131 | } |
8f0fc088 | 2132 | goto assigned; |
41fa5437 AD |
2133 | } else if (ASIC_IS_DCE4(rdev)) { |
2134 | /* DCE4/5 */ | |
2135 | if (ASIC_IS_DCE41(rdev) && !ASIC_IS_DCE61(rdev)) { | |
3f03ced8 AD |
2136 | /* ontario follows DCE4 */ |
2137 | if (rdev->family == CHIP_PALM) { | |
2138 | if (dig->linkb) | |
8f0fc088 | 2139 | enc_idx = 1; |
3f03ced8 | 2140 | else |
8f0fc088 | 2141 | enc_idx = 0; |
3f03ced8 AD |
2142 | } else |
2143 | /* llano follows DCE3.2 */ | |
8f0fc088 | 2144 | enc_idx = radeon_crtc->crtc_id; |
3f03ced8 AD |
2145 | } else { |
2146 | switch (radeon_encoder->encoder_id) { | |
2147 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2148 | if (dig->linkb) | |
8f0fc088 | 2149 | enc_idx = 1; |
3f03ced8 | 2150 | else |
8f0fc088 | 2151 | enc_idx = 0; |
3f03ced8 AD |
2152 | break; |
2153 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2154 | if (dig->linkb) | |
8f0fc088 | 2155 | enc_idx = 3; |
3f03ced8 | 2156 | else |
8f0fc088 | 2157 | enc_idx = 2; |
3f03ced8 AD |
2158 | break; |
2159 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
2160 | if (dig->linkb) | |
8f0fc088 | 2161 | enc_idx = 5; |
3f03ced8 | 2162 | else |
8f0fc088 | 2163 | enc_idx = 4; |
3f03ced8 AD |
2164 | break; |
2165 | } | |
2166 | } | |
8f0fc088 | 2167 | goto assigned; |
3f03ced8 AD |
2168 | } |
2169 | ||
2170 | /* on DCE32 and encoder can driver any block so just crtc id */ | |
2171 | if (ASIC_IS_DCE32(rdev)) { | |
8f0fc088 DA |
2172 | enc_idx = radeon_crtc->crtc_id; |
2173 | goto assigned; | |
3f03ced8 AD |
2174 | } |
2175 | ||
2176 | /* on DCE3 - LVTMA can only be driven by DIGB */ | |
2177 | list_for_each_entry(test_encoder, &dev->mode_config.encoder_list, head) { | |
2178 | struct radeon_encoder *radeon_test_encoder; | |
2179 | ||
2180 | if (encoder == test_encoder) | |
2181 | continue; | |
2182 | ||
2183 | if (!radeon_encoder_is_digital(test_encoder)) | |
2184 | continue; | |
2185 | ||
2186 | radeon_test_encoder = to_radeon_encoder(test_encoder); | |
2187 | dig = radeon_test_encoder->enc_priv; | |
2188 | ||
2189 | if (dig->dig_encoder >= 0) | |
2190 | dig_enc_in_use |= (1 << dig->dig_encoder); | |
2191 | } | |
2192 | ||
2193 | if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA) { | |
2194 | if (dig_enc_in_use & 0x2) | |
2195 | DRM_ERROR("LVDS required digital encoder 2 but it was in use - stealing\n"); | |
2196 | return 1; | |
2197 | } | |
2198 | if (!(dig_enc_in_use & 1)) | |
2199 | return 0; | |
2200 | return 1; | |
8f0fc088 DA |
2201 | |
2202 | assigned: | |
2203 | if (enc_idx == -1) { | |
2204 | DRM_ERROR("Got encoder index incorrect - returning 0\n"); | |
2205 | return 0; | |
2206 | } | |
2207 | if (rdev->mode_info.active_encoders & (1 << enc_idx)) { | |
2208 | DRM_ERROR("chosen encoder in use %d\n", enc_idx); | |
2209 | } | |
2210 | rdev->mode_info.active_encoders |= (1 << enc_idx); | |
2211 | return enc_idx; | |
3f03ced8 AD |
2212 | } |
2213 | ||
2214 | /* This only needs to be called once at startup */ | |
2215 | void | |
2216 | radeon_atom_encoder_init(struct radeon_device *rdev) | |
2217 | { | |
2218 | struct drm_device *dev = rdev->ddev; | |
2219 | struct drm_encoder *encoder; | |
2220 | ||
2221 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
2222 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2223 | struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder); | |
2224 | ||
2225 | switch (radeon_encoder->encoder_id) { | |
2226 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2227 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2228 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 2229 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 AD |
2230 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: |
2231 | atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_INIT, 0, 0); | |
2232 | break; | |
2233 | default: | |
2234 | break; | |
2235 | } | |
2236 | ||
1d3949c4 | 2237 | if (ext_encoder && (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev))) |
3f03ced8 AD |
2238 | atombios_external_encoder_setup(encoder, ext_encoder, |
2239 | EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT); | |
2240 | } | |
2241 | } | |
2242 | ||
2243 | static void | |
2244 | radeon_atom_encoder_mode_set(struct drm_encoder *encoder, | |
2245 | struct drm_display_mode *mode, | |
2246 | struct drm_display_mode *adjusted_mode) | |
2247 | { | |
2248 | struct drm_device *dev = encoder->dev; | |
2249 | struct radeon_device *rdev = dev->dev_private; | |
2250 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
3473f542 | 2251 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); |
6f945693 | 2252 | int encoder_mode; |
3f03ced8 AD |
2253 | |
2254 | radeon_encoder->pixel_clock = adjusted_mode->clock; | |
2255 | ||
8d1af57a AD |
2256 | /* need to call this here rather than in prepare() since we need some crtc info */ |
2257 | radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF); | |
2258 | ||
3f03ced8 AD |
2259 | if (ASIC_IS_AVIVO(rdev) && !ASIC_IS_DCE4(rdev)) { |
2260 | if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT | ATOM_DEVICE_TV_SUPPORT)) | |
2261 | atombios_yuv_setup(encoder, true); | |
2262 | else | |
2263 | atombios_yuv_setup(encoder, false); | |
2264 | } | |
2265 | ||
2266 | switch (radeon_encoder->encoder_id) { | |
2267 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
2268 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
2269 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
2270 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
2271 | atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_ENABLE); | |
2272 | break; | |
2273 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2274 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2275 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 2276 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 | 2277 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: |
8d1af57a | 2278 | /* handled in dpms */ |
3f03ced8 AD |
2279 | break; |
2280 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
2281 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
2282 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
2283 | atombios_dvo_setup(encoder, ATOM_ENABLE); | |
2284 | break; | |
2285 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
2286 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
2287 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
2288 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
2289 | atombios_dac_setup(encoder, ATOM_ENABLE); | |
2290 | if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) { | |
2291 | if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) | |
2292 | atombios_tv_setup(encoder, ATOM_ENABLE); | |
2293 | else | |
2294 | atombios_tv_setup(encoder, ATOM_DISABLE); | |
2295 | } | |
2296 | break; | |
2297 | } | |
2298 | ||
3f03ced8 | 2299 | atombios_apply_encoder_quirks(encoder, adjusted_mode); |
5c046a57 AD |
2300 | |
2301 | encoder_mode = atombios_get_encoder_mode(encoder); | |
2302 | if (connector && (radeon_audio != 0) && | |
2303 | ((encoder_mode == ATOM_ENCODER_MODE_HDMI) || | |
2304 | (ENCODER_MODE_IS_DP(encoder_mode) && | |
2305 | drm_detect_monitor_audio(radeon_connector_edid(connector))))) | |
2306 | radeon_audio_mode_set(encoder, adjusted_mode); | |
3f03ced8 AD |
2307 | } |
2308 | ||
2309 | static bool | |
2310 | atombios_dac_load_detect(struct drm_encoder *encoder, struct drm_connector *connector) | |
2311 | { | |
2312 | struct drm_device *dev = encoder->dev; | |
2313 | struct radeon_device *rdev = dev->dev_private; | |
2314 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2315 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
2316 | ||
2317 | if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | | |
2318 | ATOM_DEVICE_CV_SUPPORT | | |
2319 | ATOM_DEVICE_CRT_SUPPORT)) { | |
2320 | DAC_LOAD_DETECTION_PS_ALLOCATION args; | |
2321 | int index = GetIndexIntoMasterTable(COMMAND, DAC_LoadDetection); | |
2322 | uint8_t frev, crev; | |
2323 | ||
2324 | memset(&args, 0, sizeof(args)); | |
2325 | ||
2326 | if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev)) | |
2327 | return false; | |
2328 | ||
2329 | args.sDacload.ucMisc = 0; | |
2330 | ||
2331 | if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1) || | |
2332 | (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1)) | |
2333 | args.sDacload.ucDacType = ATOM_DAC_A; | |
2334 | else | |
2335 | args.sDacload.ucDacType = ATOM_DAC_B; | |
2336 | ||
2337 | if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) | |
2338 | args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT1_SUPPORT); | |
2339 | else if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) | |
2340 | args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT2_SUPPORT); | |
2341 | else if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) { | |
2342 | args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CV_SUPPORT); | |
2343 | if (crev >= 3) | |
2344 | args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb; | |
2345 | } else if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) { | |
2346 | args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_TV1_SUPPORT); | |
2347 | if (crev >= 3) | |
2348 | args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb; | |
2349 | } | |
2350 | ||
2351 | atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args); | |
2352 | ||
2353 | return true; | |
2354 | } else | |
2355 | return false; | |
2356 | } | |
2357 | ||
2358 | static enum drm_connector_status | |
2359 | radeon_atom_dac_detect(struct drm_encoder *encoder, struct drm_connector *connector) | |
2360 | { | |
2361 | struct drm_device *dev = encoder->dev; | |
2362 | struct radeon_device *rdev = dev->dev_private; | |
2363 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2364 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
2365 | uint32_t bios_0_scratch; | |
2366 | ||
2367 | if (!atombios_dac_load_detect(encoder, connector)) { | |
2368 | DRM_DEBUG_KMS("detect returned false \n"); | |
2369 | return connector_status_unknown; | |
2370 | } | |
2371 | ||
2372 | if (rdev->family >= CHIP_R600) | |
2373 | bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH); | |
2374 | else | |
2375 | bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH); | |
2376 | ||
2377 | DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices); | |
2378 | if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) { | |
2379 | if (bios_0_scratch & ATOM_S0_CRT1_MASK) | |
2380 | return connector_status_connected; | |
2381 | } | |
2382 | if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) { | |
2383 | if (bios_0_scratch & ATOM_S0_CRT2_MASK) | |
2384 | return connector_status_connected; | |
2385 | } | |
2386 | if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) { | |
2387 | if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A)) | |
2388 | return connector_status_connected; | |
2389 | } | |
2390 | if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) { | |
2391 | if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A)) | |
2392 | return connector_status_connected; /* CTV */ | |
2393 | else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A)) | |
2394 | return connector_status_connected; /* STV */ | |
2395 | } | |
2396 | return connector_status_disconnected; | |
2397 | } | |
2398 | ||
2399 | static enum drm_connector_status | |
2400 | radeon_atom_dig_detect(struct drm_encoder *encoder, struct drm_connector *connector) | |
2401 | { | |
2402 | struct drm_device *dev = encoder->dev; | |
2403 | struct radeon_device *rdev = dev->dev_private; | |
2404 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2405 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
2406 | struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder); | |
2407 | u32 bios_0_scratch; | |
2408 | ||
2409 | if (!ASIC_IS_DCE4(rdev)) | |
2410 | return connector_status_unknown; | |
2411 | ||
2412 | if (!ext_encoder) | |
2413 | return connector_status_unknown; | |
2414 | ||
2415 | if ((radeon_connector->devices & ATOM_DEVICE_CRT_SUPPORT) == 0) | |
2416 | return connector_status_unknown; | |
2417 | ||
2418 | /* load detect on the dp bridge */ | |
2419 | atombios_external_encoder_setup(encoder, ext_encoder, | |
2420 | EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION); | |
2421 | ||
2422 | bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH); | |
2423 | ||
2424 | DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices); | |
2425 | if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) { | |
2426 | if (bios_0_scratch & ATOM_S0_CRT1_MASK) | |
2427 | return connector_status_connected; | |
2428 | } | |
2429 | if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) { | |
2430 | if (bios_0_scratch & ATOM_S0_CRT2_MASK) | |
2431 | return connector_status_connected; | |
2432 | } | |
2433 | if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) { | |
2434 | if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A)) | |
2435 | return connector_status_connected; | |
2436 | } | |
2437 | if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) { | |
2438 | if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A)) | |
2439 | return connector_status_connected; /* CTV */ | |
2440 | else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A)) | |
2441 | return connector_status_connected; /* STV */ | |
2442 | } | |
2443 | return connector_status_disconnected; | |
2444 | } | |
2445 | ||
2446 | void | |
2447 | radeon_atom_ext_encoder_setup_ddc(struct drm_encoder *encoder) | |
2448 | { | |
2449 | struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder); | |
2450 | ||
2451 | if (ext_encoder) | |
2452 | /* ddc_setup on the dp bridge */ | |
2453 | atombios_external_encoder_setup(encoder, ext_encoder, | |
2454 | EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP); | |
2455 | ||
2456 | } | |
2457 | ||
2458 | static void radeon_atom_encoder_prepare(struct drm_encoder *encoder) | |
2459 | { | |
cfcbd6d3 | 2460 | struct radeon_device *rdev = encoder->dev->dev_private; |
3f03ced8 AD |
2461 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
2462 | struct drm_connector *connector = radeon_get_connector_for_encoder(encoder); | |
2463 | ||
2464 | if ((radeon_encoder->active_device & | |
2465 | (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) || | |
2466 | (radeon_encoder_get_dp_bridge_encoder_id(encoder) != | |
2467 | ENCODER_OBJECT_ID_NONE)) { | |
2468 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
cfcbd6d3 | 2469 | if (dig) { |
8f0fc088 DA |
2470 | if (dig->dig_encoder >= 0) |
2471 | radeon_atom_release_dig_encoder(rdev, dig->dig_encoder); | |
2472 | dig->dig_encoder = radeon_atom_pick_dig_encoder(encoder, -1); | |
cfcbd6d3 RM |
2473 | if (radeon_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT) { |
2474 | if (rdev->family >= CHIP_R600) | |
2475 | dig->afmt = rdev->mode_info.afmt[dig->dig_encoder]; | |
2476 | else | |
2477 | /* RS600/690/740 have only 1 afmt block */ | |
2478 | dig->afmt = rdev->mode_info.afmt[0]; | |
2479 | } | |
2480 | } | |
3f03ced8 AD |
2481 | } |
2482 | ||
2483 | radeon_atom_output_lock(encoder, true); | |
3f03ced8 AD |
2484 | |
2485 | if (connector) { | |
2486 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
2487 | ||
2488 | /* select the clock/data port if it uses a router */ | |
2489 | if (radeon_connector->router.cd_valid) | |
2490 | radeon_router_select_cd_port(radeon_connector); | |
2491 | ||
2492 | /* turn eDP panel on for mode set */ | |
2493 | if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) | |
2494 | atombios_set_edp_panel_power(connector, | |
2495 | ATOM_TRANSMITTER_ACTION_POWER_ON); | |
2496 | } | |
2497 | ||
2498 | /* this is needed for the pll/ss setup to work correctly in some cases */ | |
2499 | atombios_set_encoder_crtc_source(encoder); | |
134b480f AD |
2500 | /* set up the FMT blocks */ |
2501 | if (ASIC_IS_DCE8(rdev)) | |
2502 | dce8_program_fmt(encoder); | |
2503 | else if (ASIC_IS_DCE4(rdev)) | |
2504 | dce4_program_fmt(encoder); | |
2505 | else if (ASIC_IS_DCE3(rdev)) | |
2506 | dce3_program_fmt(encoder); | |
2507 | else if (ASIC_IS_AVIVO(rdev)) | |
2508 | avivo_program_fmt(encoder); | |
3f03ced8 AD |
2509 | } |
2510 | ||
2511 | static void radeon_atom_encoder_commit(struct drm_encoder *encoder) | |
2512 | { | |
8d1af57a | 2513 | /* need to call this here as we need the crtc set up */ |
3f03ced8 AD |
2514 | radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_ON); |
2515 | radeon_atom_output_lock(encoder, false); | |
2516 | } | |
2517 | ||
2518 | static void radeon_atom_encoder_disable(struct drm_encoder *encoder) | |
2519 | { | |
2520 | struct drm_device *dev = encoder->dev; | |
2521 | struct radeon_device *rdev = dev->dev_private; | |
2522 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
2523 | struct radeon_encoder_atom_dig *dig; | |
2524 | ||
2525 | /* check for pre-DCE3 cards with shared encoders; | |
2526 | * can't really use the links individually, so don't disable | |
2527 | * the encoder if it's in use by another connector | |
2528 | */ | |
2529 | if (!ASIC_IS_DCE3(rdev)) { | |
2530 | struct drm_encoder *other_encoder; | |
2531 | struct radeon_encoder *other_radeon_encoder; | |
2532 | ||
2533 | list_for_each_entry(other_encoder, &dev->mode_config.encoder_list, head) { | |
2534 | other_radeon_encoder = to_radeon_encoder(other_encoder); | |
2535 | if ((radeon_encoder->encoder_id == other_radeon_encoder->encoder_id) && | |
2536 | drm_helper_encoder_in_use(other_encoder)) | |
2537 | goto disable_done; | |
2538 | } | |
2539 | } | |
2540 | ||
2541 | radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF); | |
2542 | ||
2543 | switch (radeon_encoder->encoder_id) { | |
2544 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
2545 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
2546 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
2547 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
2548 | atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_DISABLE); | |
2549 | break; | |
2550 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2551 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2552 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 2553 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 | 2554 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: |
8d1af57a | 2555 | /* handled in dpms */ |
3f03ced8 AD |
2556 | break; |
2557 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
2558 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
2559 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
2560 | atombios_dvo_setup(encoder, ATOM_DISABLE); | |
2561 | break; | |
2562 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
2563 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
2564 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
2565 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
2566 | atombios_dac_setup(encoder, ATOM_DISABLE); | |
2567 | if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) | |
2568 | atombios_tv_setup(encoder, ATOM_DISABLE); | |
2569 | break; | |
2570 | } | |
2571 | ||
2572 | disable_done: | |
2573 | if (radeon_encoder_is_digital(encoder)) { | |
8f0fc088 DA |
2574 | if (atombios_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI) { |
2575 | if (rdev->asic->display.hdmi_enable) | |
2576 | radeon_hdmi_enable(rdev, encoder, false); | |
2577 | } | |
2578 | if (atombios_get_encoder_mode(encoder) != ATOM_ENCODER_MODE_DP_MST) { | |
2579 | dig = radeon_encoder->enc_priv; | |
2580 | radeon_atom_release_dig_encoder(rdev, dig->dig_encoder); | |
2581 | dig->dig_encoder = -1; | |
2582 | radeon_encoder->active_device = 0; | |
2583 | } | |
2584 | } else | |
2585 | radeon_encoder->active_device = 0; | |
3f03ced8 AD |
2586 | } |
2587 | ||
2588 | /* these are handled by the primary encoders */ | |
2589 | static void radeon_atom_ext_prepare(struct drm_encoder *encoder) | |
2590 | { | |
2591 | ||
2592 | } | |
2593 | ||
2594 | static void radeon_atom_ext_commit(struct drm_encoder *encoder) | |
2595 | { | |
2596 | ||
2597 | } | |
2598 | ||
2599 | static void | |
2600 | radeon_atom_ext_mode_set(struct drm_encoder *encoder, | |
2601 | struct drm_display_mode *mode, | |
2602 | struct drm_display_mode *adjusted_mode) | |
2603 | { | |
2604 | ||
2605 | } | |
2606 | ||
2607 | static void radeon_atom_ext_disable(struct drm_encoder *encoder) | |
2608 | { | |
2609 | ||
2610 | } | |
2611 | ||
2612 | static void | |
2613 | radeon_atom_ext_dpms(struct drm_encoder *encoder, int mode) | |
2614 | { | |
2615 | ||
2616 | } | |
2617 | ||
2618 | static bool radeon_atom_ext_mode_fixup(struct drm_encoder *encoder, | |
e811f5ae | 2619 | const struct drm_display_mode *mode, |
3f03ced8 AD |
2620 | struct drm_display_mode *adjusted_mode) |
2621 | { | |
2622 | return true; | |
2623 | } | |
2624 | ||
2625 | static const struct drm_encoder_helper_funcs radeon_atom_ext_helper_funcs = { | |
2626 | .dpms = radeon_atom_ext_dpms, | |
2627 | .mode_fixup = radeon_atom_ext_mode_fixup, | |
2628 | .prepare = radeon_atom_ext_prepare, | |
2629 | .mode_set = radeon_atom_ext_mode_set, | |
2630 | .commit = radeon_atom_ext_commit, | |
2631 | .disable = radeon_atom_ext_disable, | |
2632 | /* no detect for TMDS/LVDS yet */ | |
2633 | }; | |
2634 | ||
2635 | static const struct drm_encoder_helper_funcs radeon_atom_dig_helper_funcs = { | |
2636 | .dpms = radeon_atom_encoder_dpms, | |
2637 | .mode_fixup = radeon_atom_mode_fixup, | |
2638 | .prepare = radeon_atom_encoder_prepare, | |
2639 | .mode_set = radeon_atom_encoder_mode_set, | |
2640 | .commit = radeon_atom_encoder_commit, | |
2641 | .disable = radeon_atom_encoder_disable, | |
2642 | .detect = radeon_atom_dig_detect, | |
2643 | }; | |
2644 | ||
2645 | static const struct drm_encoder_helper_funcs radeon_atom_dac_helper_funcs = { | |
2646 | .dpms = radeon_atom_encoder_dpms, | |
2647 | .mode_fixup = radeon_atom_mode_fixup, | |
2648 | .prepare = radeon_atom_encoder_prepare, | |
2649 | .mode_set = radeon_atom_encoder_mode_set, | |
2650 | .commit = radeon_atom_encoder_commit, | |
2651 | .detect = radeon_atom_dac_detect, | |
2652 | }; | |
2653 | ||
2654 | void radeon_enc_destroy(struct drm_encoder *encoder) | |
2655 | { | |
2656 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
f3728734 AD |
2657 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) |
2658 | radeon_atom_backlight_exit(radeon_encoder); | |
3f03ced8 AD |
2659 | kfree(radeon_encoder->enc_priv); |
2660 | drm_encoder_cleanup(encoder); | |
2661 | kfree(radeon_encoder); | |
2662 | } | |
2663 | ||
2664 | static const struct drm_encoder_funcs radeon_atom_enc_funcs = { | |
2665 | .destroy = radeon_enc_destroy, | |
2666 | }; | |
2667 | ||
1109ca09 | 2668 | static struct radeon_encoder_atom_dac * |
3f03ced8 AD |
2669 | radeon_atombios_set_dac_info(struct radeon_encoder *radeon_encoder) |
2670 | { | |
2671 | struct drm_device *dev = radeon_encoder->base.dev; | |
2672 | struct radeon_device *rdev = dev->dev_private; | |
2673 | struct radeon_encoder_atom_dac *dac = kzalloc(sizeof(struct radeon_encoder_atom_dac), GFP_KERNEL); | |
2674 | ||
2675 | if (!dac) | |
2676 | return NULL; | |
2677 | ||
2678 | dac->tv_std = radeon_atombios_get_tv_info(rdev); | |
2679 | return dac; | |
2680 | } | |
2681 | ||
1109ca09 | 2682 | static struct radeon_encoder_atom_dig * |
3f03ced8 AD |
2683 | radeon_atombios_set_dig_info(struct radeon_encoder *radeon_encoder) |
2684 | { | |
2685 | int encoder_enum = (radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT; | |
2686 | struct radeon_encoder_atom_dig *dig = kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL); | |
2687 | ||
2688 | if (!dig) | |
2689 | return NULL; | |
2690 | ||
2691 | /* coherent mode by default */ | |
2692 | dig->coherent_mode = true; | |
2693 | dig->dig_encoder = -1; | |
2694 | ||
2695 | if (encoder_enum == 2) | |
2696 | dig->linkb = true; | |
2697 | else | |
2698 | dig->linkb = false; | |
2699 | ||
2700 | return dig; | |
2701 | } | |
2702 | ||
2703 | void | |
2704 | radeon_add_atom_encoder(struct drm_device *dev, | |
2705 | uint32_t encoder_enum, | |
2706 | uint32_t supported_device, | |
2707 | u16 caps) | |
2708 | { | |
2709 | struct radeon_device *rdev = dev->dev_private; | |
2710 | struct drm_encoder *encoder; | |
2711 | struct radeon_encoder *radeon_encoder; | |
2712 | ||
2713 | /* see if we already added it */ | |
2714 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
2715 | radeon_encoder = to_radeon_encoder(encoder); | |
2716 | if (radeon_encoder->encoder_enum == encoder_enum) { | |
2717 | radeon_encoder->devices |= supported_device; | |
2718 | return; | |
2719 | } | |
2720 | ||
2721 | } | |
2722 | ||
2723 | /* add a new one */ | |
2724 | radeon_encoder = kzalloc(sizeof(struct radeon_encoder), GFP_KERNEL); | |
2725 | if (!radeon_encoder) | |
2726 | return; | |
2727 | ||
2728 | encoder = &radeon_encoder->base; | |
2729 | switch (rdev->num_crtc) { | |
2730 | case 1: | |
2731 | encoder->possible_crtcs = 0x1; | |
2732 | break; | |
2733 | case 2: | |
2734 | default: | |
2735 | encoder->possible_crtcs = 0x3; | |
2736 | break; | |
2737 | case 4: | |
2738 | encoder->possible_crtcs = 0xf; | |
2739 | break; | |
2740 | case 6: | |
2741 | encoder->possible_crtcs = 0x3f; | |
2742 | break; | |
2743 | } | |
2744 | ||
2745 | radeon_encoder->enc_priv = NULL; | |
2746 | ||
2747 | radeon_encoder->encoder_enum = encoder_enum; | |
2748 | radeon_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT; | |
2749 | radeon_encoder->devices = supported_device; | |
2750 | radeon_encoder->rmx_type = RMX_OFF; | |
2751 | radeon_encoder->underscan_type = UNDERSCAN_OFF; | |
2752 | radeon_encoder->is_ext_encoder = false; | |
2753 | radeon_encoder->caps = caps; | |
2754 | ||
2755 | switch (radeon_encoder->encoder_id) { | |
2756 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
2757 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
2758 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
2759 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
2760 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { | |
2761 | radeon_encoder->rmx_type = RMX_FULL; | |
2762 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS); | |
2763 | radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder); | |
2764 | } else { | |
2765 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS); | |
2766 | radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder); | |
2767 | } | |
2768 | drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs); | |
2769 | break; | |
2770 | case ENCODER_OBJECT_ID_INTERNAL_DAC1: | |
2771 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC); | |
2772 | radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder); | |
2773 | drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs); | |
2774 | break; | |
2775 | case ENCODER_OBJECT_ID_INTERNAL_DAC2: | |
2776 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1: | |
2777 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2: | |
2778 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TVDAC); | |
2779 | radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder); | |
2780 | drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs); | |
2781 | break; | |
2782 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
2783 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
2784 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
2785 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
2786 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: | |
2787 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
2788 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
e68adef8 | 2789 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: |
3f03ced8 AD |
2790 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) { |
2791 | radeon_encoder->rmx_type = RMX_FULL; | |
2792 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS); | |
2793 | radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder); | |
2794 | } else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) { | |
2795 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC); | |
2796 | radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder); | |
2797 | } else { | |
2798 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS); | |
2799 | radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder); | |
2800 | } | |
2801 | drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs); | |
2802 | break; | |
2803 | case ENCODER_OBJECT_ID_SI170B: | |
2804 | case ENCODER_OBJECT_ID_CH7303: | |
2805 | case ENCODER_OBJECT_ID_EXTERNAL_SDVOA: | |
2806 | case ENCODER_OBJECT_ID_EXTERNAL_SDVOB: | |
2807 | case ENCODER_OBJECT_ID_TITFP513: | |
2808 | case ENCODER_OBJECT_ID_VT1623: | |
2809 | case ENCODER_OBJECT_ID_HDMI_SI1930: | |
2810 | case ENCODER_OBJECT_ID_TRAVIS: | |
2811 | case ENCODER_OBJECT_ID_NUTMEG: | |
2812 | /* these are handled by the primary encoders */ | |
2813 | radeon_encoder->is_ext_encoder = true; | |
2814 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
2815 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS); | |
2816 | else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) | |
2817 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC); | |
2818 | else | |
2819 | drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS); | |
2820 | drm_encoder_helper_add(encoder, &radeon_atom_ext_helper_funcs); | |
2821 | break; | |
2822 | } | |
2823 | } |