]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/gpu/drm/radeon/atombios_encoders.c
projects / mirror_ubuntu-hirsute-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
radeon/audio: moved audio caps programming to audio_hotplug() function
[mirror_ubuntu-hirsute-kernel.git] / drivers / gpu / drm / radeon / atombios_encoders.c
CommitLineData
3f03ced8
AD		 1/*
2 * Copyright 2007-11 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
760285e7
DH		 26#include <drm/drmP.h>
27#include <drm/drm_crtc_helper.h>
28#include <drm/radeon_drm.h>
3f03ced8 29#include "radeon.h"
6e72376d 30#include "radeon_audio.h"
3f03ced8 31#include "atom.h"
f3728734 32#include <linux/backlight.h>
3f03ced8
AD		 33
34extern int atom_debug;
35
f3728734
AD		 36static u8
37radeon_atom_get_backlight_level_from_reg(struct radeon_device *rdev)
38{
39 u8 backlight_level;
40 u32 bios_2_scratch;
41
42 if (rdev->family >= CHIP_R600)
43 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
44 else
45 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
46
47 backlight_level = ((bios_2_scratch & ATOM_S2_CURRENT_BL_LEVEL_MASK) >>
48 ATOM_S2_CURRENT_BL_LEVEL_SHIFT);
49
50 return backlight_level;
51}
52
53static void
54radeon_atom_set_backlight_level_to_reg(struct radeon_device *rdev,
55 u8 backlight_level)
56{
57 u32 bios_2_scratch;
58
59 if (rdev->family >= CHIP_R600)
60 bios_2_scratch = RREG32(R600_BIOS_2_SCRATCH);
61 else
62 bios_2_scratch = RREG32(RADEON_BIOS_2_SCRATCH);
63
64 bios_2_scratch &= ~ATOM_S2_CURRENT_BL_LEVEL_MASK;
65 bios_2_scratch |= ((backlight_level << ATOM_S2_CURRENT_BL_LEVEL_SHIFT) &
66 ATOM_S2_CURRENT_BL_LEVEL_MASK);
67
68 if (rdev->family >= CHIP_R600)
69 WREG32(R600_BIOS_2_SCRATCH, bios_2_scratch);
70 else
71 WREG32(RADEON_BIOS_2_SCRATCH, bios_2_scratch);
72}
73
6d92f81d
AD		 74u8
75atombios_get_backlight_level(struct radeon_encoder *radeon_encoder)
76{
77 struct drm_device *dev = radeon_encoder->base.dev;
78 struct radeon_device *rdev = dev->dev_private;
79
80 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
81 return 0;
82
83 return radeon_atom_get_backlight_level_from_reg(rdev);
84}
85
fda4b25c 86void
37e9b6a6 87atombios_set_backlight_level(struct radeon_encoder *radeon_encoder, u8 level)
f3728734
AD		 88{
89 struct drm_encoder *encoder = &radeon_encoder->base;
90 struct drm_device *dev = radeon_encoder->base.dev;
91 struct radeon_device *rdev = dev->dev_private;
92 struct radeon_encoder_atom_dig *dig;
93 DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args;
94 int index;
95
37e9b6a6
AD		 96 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
97 return;
98
99 if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) &&
100 radeon_encoder->enc_priv) {
f3728734 101 dig = radeon_encoder->enc_priv;
37e9b6a6 102 dig->backlight_level = level;
f3728734
AD		 103 radeon_atom_set_backlight_level_to_reg(rdev, dig->backlight_level);
104
105 switch (radeon_encoder->encoder_id) {
106 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
107 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
108 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
109 if (dig->backlight_level == 0) {
110 args.ucAction = ATOM_LCD_BLOFF;
111 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
112 } else {
113 args.ucAction = ATOM_LCD_BL_BRIGHTNESS_CONTROL;
114 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
115 args.ucAction = ATOM_LCD_BLON;
116 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
117 }
118 break;
119 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
120 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
121 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
122 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
123 if (dig->backlight_level == 0)
124 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0);
125 else {
126 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_BL_BRIGHTNESS_CONTROL, 0, 0);
127 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0);
128 }
129 break;
130 default:
131 break;
132 }
133 }
134}
135
bced76f2
AD		 136#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
137
f3728734
AD		 138static u8 radeon_atom_bl_level(struct backlight_device *bd)
139{
140 u8 level;
141
142 /* Convert brightness to hardware level */
143 if (bd->props.brightness < 0)
144 level = 0;
145 else if (bd->props.brightness > RADEON_MAX_BL_LEVEL)
146 level = RADEON_MAX_BL_LEVEL;
147 else
148 level = bd->props.brightness;
149
150 return level;
151}
152
153static int radeon_atom_backlight_update_status(struct backlight_device *bd)
154{
155 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
156 struct radeon_encoder *radeon_encoder = pdata->encoder;
157
37e9b6a6 158 atombios_set_backlight_level(radeon_encoder, radeon_atom_bl_level(bd));
f3728734
AD		 159
160 return 0;
161}
162
163static int radeon_atom_backlight_get_brightness(struct backlight_device *bd)
164{
165 struct radeon_backlight_privdata *pdata = bl_get_data(bd);
166 struct radeon_encoder *radeon_encoder = pdata->encoder;
167 struct drm_device *dev = radeon_encoder->base.dev;
168 struct radeon_device *rdev = dev->dev_private;
169
170 return radeon_atom_get_backlight_level_from_reg(rdev);
171}
172
173static const struct backlight_ops radeon_atom_backlight_ops = {
174 .get_brightness = radeon_atom_backlight_get_brightness,
175 .update_status = radeon_atom_backlight_update_status,
176};
177
178void radeon_atom_backlight_init(struct radeon_encoder *radeon_encoder,
179 struct drm_connector *drm_connector)
180{
181 struct drm_device *dev = radeon_encoder->base.dev;
182 struct radeon_device *rdev = dev->dev_private;
183 struct backlight_device *bd;
184 struct backlight_properties props;
185 struct radeon_backlight_privdata *pdata;
186 struct radeon_encoder_atom_dig *dig;
614499b4 187 char bl_name[16];
f3728734 188
80101790
AD		 189 /* Mac laptops with multiple GPUs use the gmux driver for backlight
190 * so don't register a backlight device
191 */
192 if ((rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE) &&
193 (rdev->pdev->device == 0x6741))
194 return;
195
f3728734
AD		 196 if (!radeon_encoder->enc_priv)
197 return;
198
199 if (!rdev->is_atom_bios)
200 return;
201
202 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
203 return;
204
205 pdata = kmalloc(sizeof(struct radeon_backlight_privdata), GFP_KERNEL);
206 if (!pdata) {
207 DRM_ERROR("Memory allocation failed\n");
208 goto error;
209 }
210
211 memset(&props, 0, sizeof(props));
212 props.max_brightness = RADEON_MAX_BL_LEVEL;
213 props.type = BACKLIGHT_RAW;
614499b4
AD		 214 snprintf(bl_name, sizeof(bl_name),
215 "radeon_bl%d", dev->primary->index);
5bdebb18 216 bd = backlight_device_register(bl_name, drm_connector->kdev,
f3728734
AD		 217 pdata, &radeon_atom_backlight_ops, &props);
218 if (IS_ERR(bd)) {
219 DRM_ERROR("Backlight registration failed\n");
220 goto error;
221 }
222
223 pdata->encoder = radeon_encoder;
224
f3728734
AD		 225 dig = radeon_encoder->enc_priv;
226 dig->bl_dev = bd;
227
228 bd->props.brightness = radeon_atom_backlight_get_brightness(bd);
201bb624
AD		 229 /* Set a reasonable default here if the level is 0 otherwise
230 * fbdev will attempt to turn the backlight on after console
231 * unblanking and it will try and restore 0 which turns the backlight
232 * off again.
233 */
234 if (bd->props.brightness == 0)
235 bd->props.brightness = RADEON_MAX_BL_LEVEL;
f3728734
AD		 236 bd->props.power = FB_BLANK_UNBLANK;
237 backlight_update_status(bd);
238
239 DRM_INFO("radeon atom DIG backlight initialized\n");
240
241 return;
242
243error:
244 kfree(pdata);
245 return;
246}
247
248static void radeon_atom_backlight_exit(struct radeon_encoder *radeon_encoder)
249{
250 struct drm_device *dev = radeon_encoder->base.dev;
251 struct radeon_device *rdev = dev->dev_private;
252 struct backlight_device *bd = NULL;
253 struct radeon_encoder_atom_dig *dig;
254
255 if (!radeon_encoder->enc_priv)
256 return;
257
258 if (!rdev->is_atom_bios)
259 return;
260
261 if (!(rdev->mode_info.firmware_flags & ATOM_BIOS_INFO_BL_CONTROLLED_BY_GPU))
262 return;
263
264 dig = radeon_encoder->enc_priv;
265 bd = dig->bl_dev;
266 dig->bl_dev = NULL;
267
268 if (bd) {
269 struct radeon_legacy_backlight_privdata *pdata;
270
271 pdata = bl_get_data(bd);
272 backlight_device_unregister(bd);
273 kfree(pdata);
274
275 DRM_INFO("radeon atom LVDS backlight unloaded\n");
276 }
277}
278
279#else /* !CONFIG_BACKLIGHT_CLASS_DEVICE */
280
281void radeon_atom_backlight_init(struct radeon_encoder *encoder)
282{
283}
284
285static void radeon_atom_backlight_exit(struct radeon_encoder *encoder)
286{
287}
288
289#endif
290
3f03ced8
AD		 291/* evil but including atombios.h is much worse */
292bool radeon_atom_get_tv_timings(struct radeon_device *rdev, int index,
293 struct drm_display_mode *mode);
294
3f03ced8 295static bool radeon_atom_mode_fixup(struct drm_encoder *encoder,
e811f5ae 296 const struct drm_display_mode *mode,
3f03ced8
AD		 297 struct drm_display_mode *adjusted_mode)
298{
299 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
300 struct drm_device *dev = encoder->dev;
301 struct radeon_device *rdev = dev->dev_private;
302
303 /* set the active encoder to connector routing */
304 radeon_encoder_set_active_device(encoder);
305 drm_mode_set_crtcinfo(adjusted_mode, 0);
306
307 /* hw bug */
308 if ((mode->flags & DRM_MODE_FLAG_INTERLACE)
309 && (mode->crtc_vsync_start < (mode->crtc_vdisplay + 2)))
310 adjusted_mode->crtc_vsync_start = adjusted_mode->crtc_vdisplay + 2;
311
da997620
AD		 312 /* get the native mode for scaling */
313 if (radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT)) {
3f03ced8 314 radeon_panel_mode_fixup(encoder, adjusted_mode);
da997620 315 } else if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)) {
3f03ced8
AD		 316 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv;
317 if (tv_dac) {
318 if (tv_dac->tv_std == TV_STD_NTSC ||
319 tv_dac->tv_std == TV_STD_NTSC_J ||
320 tv_dac->tv_std == TV_STD_PAL_M)
321 radeon_atom_get_tv_timings(rdev, 0, adjusted_mode);
322 else
323 radeon_atom_get_tv_timings(rdev, 1, adjusted_mode);
324 }
da997620
AD		 325 } else if (radeon_encoder->rmx_type != RMX_OFF) {
326 radeon_panel_mode_fixup(encoder, adjusted_mode);
3f03ced8
AD		 327 }
328
329 if (ASIC_IS_DCE3(rdev) &&
330 ((radeon_encoder->active_device & (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
331 (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE))) {
332 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
93927f9c 333 radeon_dp_set_link_config(connector, adjusted_mode);
3f03ced8
AD		 334 }
335
336 return true;
337}
338
339static void
340atombios_dac_setup(struct drm_encoder *encoder, int action)
341{
342 struct drm_device *dev = encoder->dev;
343 struct radeon_device *rdev = dev->dev_private;
344 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
345 DAC_ENCODER_CONTROL_PS_ALLOCATION args;
346 int index = 0;
347 struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv;
348
349 memset(&args, 0, sizeof(args));
350
351 switch (radeon_encoder->encoder_id) {
352 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
353 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
354 index = GetIndexIntoMasterTable(COMMAND, DAC1EncoderControl);
355 break;
356 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
357 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
358 index = GetIndexIntoMasterTable(COMMAND, DAC2EncoderControl);
359 break;
360 }
361
362 args.ucAction = action;
363
364 if (radeon_encoder->active_device & (ATOM_DEVICE_CRT_SUPPORT))
365 args.ucDacStandard = ATOM_DAC1_PS2;
366 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
367 args.ucDacStandard = ATOM_DAC1_CV;
368 else {
369 switch (dac_info->tv_std) {
370 case TV_STD_PAL:
371 case TV_STD_PAL_M:
372 case TV_STD_SCART_PAL:
373 case TV_STD_SECAM:
374 case TV_STD_PAL_CN:
375 args.ucDacStandard = ATOM_DAC1_PAL;
376 break;
377 case TV_STD_NTSC:
378 case TV_STD_NTSC_J:
379 case TV_STD_PAL_60:
380 default:
381 args.ucDacStandard = ATOM_DAC1_NTSC;
382 break;
383 }
384 }
385 args.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
386
387 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
388
389}
390
391static void
392atombios_tv_setup(struct drm_encoder *encoder, int action)
393{
394 struct drm_device *dev = encoder->dev;
395 struct radeon_device *rdev = dev->dev_private;
396 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
397 TV_ENCODER_CONTROL_PS_ALLOCATION args;
398 int index = 0;
399 struct radeon_encoder_atom_dac *dac_info = radeon_encoder->enc_priv;
400
401 memset(&args, 0, sizeof(args));
402
403 index = GetIndexIntoMasterTable(COMMAND, TVEncoderControl);
404
405 args.sTVEncoder.ucAction = action;
406
407 if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
408 args.sTVEncoder.ucTvStandard = ATOM_TV_CV;
409 else {
410 switch (dac_info->tv_std) {
411 case TV_STD_NTSC:
412 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC;
413 break;
414 case TV_STD_PAL:
415 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL;
416 break;
417 case TV_STD_PAL_M:
418 args.sTVEncoder.ucTvStandard = ATOM_TV_PALM;
419 break;
420 case TV_STD_PAL_60:
421 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL60;
422 break;
423 case TV_STD_NTSC_J:
424 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSCJ;
425 break;
426 case TV_STD_SCART_PAL:
427 args.sTVEncoder.ucTvStandard = ATOM_TV_PAL; /* ??? */
428 break;
429 case TV_STD_SECAM:
430 args.sTVEncoder.ucTvStandard = ATOM_TV_SECAM;
431 break;
432 case TV_STD_PAL_CN:
433 args.sTVEncoder.ucTvStandard = ATOM_TV_PALCN;
434 break;
435 default:
436 args.sTVEncoder.ucTvStandard = ATOM_TV_NTSC;
437 break;
438 }
439 }
440
441 args.sTVEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
442
443 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
444
445}
446
1f0e2943
AD		 447static u8 radeon_atom_get_bpc(struct drm_encoder *encoder)
448{
1f0e2943
AD		 449 int bpc = 8;
450
7d5a33b0
AD		 451 if (encoder->crtc) {
452 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
453 bpc = radeon_crtc->bpc;
454 }
1f0e2943
AD		 455
456 switch (bpc) {
457 case 0:
458 return PANEL_BPC_UNDEFINE;
459 case 6:
460 return PANEL_6BIT_PER_COLOR;
461 case 8:
462 default:
463 return PANEL_8BIT_PER_COLOR;
464 case 10:
465 return PANEL_10BIT_PER_COLOR;
466 case 12:
467 return PANEL_12BIT_PER_COLOR;
468 case 16:
469 return PANEL_16BIT_PER_COLOR;
470 }
471}
472
3f03ced8
AD		 473union dvo_encoder_control {
474 ENABLE_EXTERNAL_TMDS_ENCODER_PS_ALLOCATION ext_tmds;
475 DVO_ENCODER_CONTROL_PS_ALLOCATION dvo;
476 DVO_ENCODER_CONTROL_PS_ALLOCATION_V3 dvo_v3;
aea65641 477 DVO_ENCODER_CONTROL_PS_ALLOCATION_V1_4 dvo_v4;
3f03ced8
AD		 478};
479
480void
481atombios_dvo_setup(struct drm_encoder *encoder, int action)
482{
483 struct drm_device *dev = encoder->dev;
484 struct radeon_device *rdev = dev->dev_private;
485 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
486 union dvo_encoder_control args;
487 int index = GetIndexIntoMasterTable(COMMAND, DVOEncoderControl);
24153dd3 488 uint8_t frev, crev;
3f03ced8
AD		 489
490 memset(&args, 0, sizeof(args));
491
24153dd3
AD		 492 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
493 return;
494
afceb931
AD		 495 /* some R4xx chips have the wrong frev */
496 if (rdev->family <= CHIP_RV410)
497 frev = 1;
498
24153dd3
AD		 499 switch (frev) {
500 case 1:
501 switch (crev) {
502 case 1:
503 /* R4xx, R5xx */
504 args.ext_tmds.sXTmdsEncoder.ucEnable = action;
505
9aa59993 506 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
24153dd3
AD		 507 args.ext_tmds.sXTmdsEncoder.ucMisc |= PANEL_ENCODER_MISC_DUAL;
508
509 args.ext_tmds.sXTmdsEncoder.ucMisc |= ATOM_PANEL_MISC_888RGB;
510 break;
511 case 2:
512 /* RS600/690/740 */
513 args.dvo.sDVOEncoder.ucAction = action;
514 args.dvo.sDVOEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
515 /* DFP1, CRT1, TV1 depending on the type of port */
516 args.dvo.sDVOEncoder.ucDeviceType = ATOM_DEVICE_DFP1_INDEX;
517
9aa59993 518 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
24153dd3
AD		 519 args.dvo.sDVOEncoder.usDevAttr.sDigAttrib.ucAttribute |= PANEL_ENCODER_MISC_DUAL;
520 break;
521 case 3:
522 /* R6xx */
523 args.dvo_v3.ucAction = action;
524 args.dvo_v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
525 args.dvo_v3.ucDVOConfig = 0; /* XXX */
526 break;
aea65641
AD		 527 case 4:
528 /* DCE8 */
529 args.dvo_v4.ucAction = action;
530 args.dvo_v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
531 args.dvo_v4.ucDVOConfig = 0; /* XXX */
532 args.dvo_v4.ucBitPerColor = radeon_atom_get_bpc(encoder);
533 break;
24153dd3
AD		 534 default:
535 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
536 break;
537 }
538 break;
539 default:
540 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
541 break;
3f03ced8
AD		 542 }
543
544 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
545}
546
547union lvds_encoder_control {
548 LVDS_ENCODER_CONTROL_PS_ALLOCATION v1;
549 LVDS_ENCODER_CONTROL_PS_ALLOCATION_V2 v2;
550};
551
552void
553atombios_digital_setup(struct drm_encoder *encoder, int action)
554{
555 struct drm_device *dev = encoder->dev;
556 struct radeon_device *rdev = dev->dev_private;
557 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
558 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
559 union lvds_encoder_control args;
560 int index = 0;
561 int hdmi_detected = 0;
562 uint8_t frev, crev;
563
564 if (!dig)
565 return;
566
567 if (atombios_get_encoder_mode(encoder) == ATOM_ENCODER_MODE_HDMI)
568 hdmi_detected = 1;
569
570 memset(&args, 0, sizeof(args));
571
572 switch (radeon_encoder->encoder_id) {
573 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
574 index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl);
575 break;
576 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
577 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
578 index = GetIndexIntoMasterTable(COMMAND, TMDS1EncoderControl);
579 break;
580 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
581 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
582 index = GetIndexIntoMasterTable(COMMAND, LVDSEncoderControl);
583 else
584 index = GetIndexIntoMasterTable(COMMAND, TMDS2EncoderControl);
585 break;
586 }
587
588 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
589 return;
590
591 switch (frev) {
592 case 1:
593 case 2:
594 switch (crev) {
595 case 1:
596 args.v1.ucMisc = 0;
597 args.v1.ucAction = action;
598 if (hdmi_detected)
599 args.v1.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE;
600 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
601 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
602 if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL)
603 args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL;
604 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
605 args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB;
606 } else {
607 if (dig->linkb)
608 args.v1.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB;
9aa59993 609 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
3f03ced8
AD		 610 args.v1.ucMisc |= PANEL_ENCODER_MISC_DUAL;
611 /*if (pScrn->rgbBits == 8) */
612 args.v1.ucMisc |= ATOM_PANEL_MISC_888RGB;
613 }
614 break;
615 case 2:
616 case 3:
617 args.v2.ucMisc = 0;
618 args.v2.ucAction = action;
619 if (crev == 3) {
620 if (dig->coherent_mode)
621 args.v2.ucMisc |= PANEL_ENCODER_MISC_COHERENT;
622 }
623 if (hdmi_detected)
624 args.v2.ucMisc |= PANEL_ENCODER_MISC_HDMI_TYPE;
625 args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
626 args.v2.ucTruncate = 0;
627 args.v2.ucSpatial = 0;
628 args.v2.ucTemporal = 0;
629 args.v2.ucFRC = 0;
630 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
631 if (dig->lcd_misc & ATOM_PANEL_MISC_DUAL)
632 args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL;
633 if (dig->lcd_misc & ATOM_PANEL_MISC_SPATIAL) {
634 args.v2.ucSpatial = PANEL_ENCODER_SPATIAL_DITHER_EN;
635 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
636 args.v2.ucSpatial |= PANEL_ENCODER_SPATIAL_DITHER_DEPTH;
637 }
638 if (dig->lcd_misc & ATOM_PANEL_MISC_TEMPORAL) {
639 args.v2.ucTemporal = PANEL_ENCODER_TEMPORAL_DITHER_EN;
640 if (dig->lcd_misc & ATOM_PANEL_MISC_888RGB)
641 args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_DITHER_DEPTH;
642 if (((dig->lcd_misc >> ATOM_PANEL_MISC_GREY_LEVEL_SHIFT) & 0x3) == 2)
643 args.v2.ucTemporal |= PANEL_ENCODER_TEMPORAL_LEVEL_4;
644 }
645 } else {
646 if (dig->linkb)
647 args.v2.ucMisc |= PANEL_ENCODER_MISC_TMDS_LINKB;
9aa59993 648 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
3f03ced8
AD		 649 args.v2.ucMisc |= PANEL_ENCODER_MISC_DUAL;
650 }
651 break;
652 default:
653 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
654 break;
655 }
656 break;
657 default:
658 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
659 break;
660 }
661
662 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
663}
664
665int
666atombios_get_encoder_mode(struct drm_encoder *encoder)
667{
668 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3f03ced8
AD		 669 struct drm_connector *connector;
670 struct radeon_connector *radeon_connector;
671 struct radeon_connector_atom_dig *dig_connector;
672
673 /* dp bridges are always DP */
674 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)
675 return ATOM_ENCODER_MODE_DP;
676
677 /* DVO is always DVO */
a59fbb8e
AD		 678 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DVO1) ||
679 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1))
3f03ced8
AD		 680 return ATOM_ENCODER_MODE_DVO;
681
682 connector = radeon_get_connector_for_encoder(encoder);
683 /* if we don't have an active device yet, just use one of
684 * the connectors tied to the encoder.
685 */
686 if (!connector)
687 connector = radeon_get_connector_for_encoder_init(encoder);
688 radeon_connector = to_radeon_connector(connector);
689
690 switch (connector->connector_type) {
691 case DRM_MODE_CONNECTOR_DVII:
692 case DRM_MODE_CONNECTOR_HDMIB: /* HDMI-B is basically DL-DVI; analog works fine */
108dc8e8
AD		 693 if (radeon_audio != 0) {
694 if (radeon_connector->use_digital &&
695 (radeon_connector->audio == RADEON_AUDIO_ENABLE))
696 return ATOM_ENCODER_MODE_HDMI;
377bd8a9 697 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
108dc8e8
AD		 698 (radeon_connector->audio == RADEON_AUDIO_AUTO))
699 return ATOM_ENCODER_MODE_HDMI;
700 else if (radeon_connector->use_digital)
701 return ATOM_ENCODER_MODE_DVI;
702 else
703 return ATOM_ENCODER_MODE_CRT;
704 } else if (radeon_connector->use_digital) {
3f03ced8 705 return ATOM_ENCODER_MODE_DVI;
108dc8e8 706 } else {
3f03ced8 707 return ATOM_ENCODER_MODE_CRT;
108dc8e8 708 }
3f03ced8
AD		 709 break;
710 case DRM_MODE_CONNECTOR_DVID:
711 case DRM_MODE_CONNECTOR_HDMIA:
712 default:
108dc8e8
AD		 713 if (radeon_audio != 0) {
714 if (radeon_connector->audio == RADEON_AUDIO_ENABLE)
715 return ATOM_ENCODER_MODE_HDMI;
377bd8a9 716 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
108dc8e8
AD		 717 (radeon_connector->audio == RADEON_AUDIO_AUTO))
718 return ATOM_ENCODER_MODE_HDMI;
719 else
720 return ATOM_ENCODER_MODE_DVI;
721 } else {
3f03ced8 722 return ATOM_ENCODER_MODE_DVI;
108dc8e8 723 }
3f03ced8
AD		 724 break;
725 case DRM_MODE_CONNECTOR_LVDS:
726 return ATOM_ENCODER_MODE_LVDS;
727 break;
728 case DRM_MODE_CONNECTOR_DisplayPort:
729 dig_connector = radeon_connector->con_priv;
730 if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) ||
108dc8e8 731 (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) {
3f03ced8 732 return ATOM_ENCODER_MODE_DP;
108dc8e8
AD		 733 } else if (radeon_audio != 0) {
734 if (radeon_connector->audio == RADEON_AUDIO_ENABLE)
735 return ATOM_ENCODER_MODE_HDMI;
377bd8a9 736 else if (drm_detect_hdmi_monitor(radeon_connector_edid(connector)) &&
108dc8e8
AD		 737 (radeon_connector->audio == RADEON_AUDIO_AUTO))
738 return ATOM_ENCODER_MODE_HDMI;
739 else
740 return ATOM_ENCODER_MODE_DVI;
741 } else {
3f03ced8 742 return ATOM_ENCODER_MODE_DVI;
108dc8e8 743 }
3f03ced8
AD		 744 break;
745 case DRM_MODE_CONNECTOR_eDP:
746 return ATOM_ENCODER_MODE_DP;
747 case DRM_MODE_CONNECTOR_DVIA:
748 case DRM_MODE_CONNECTOR_VGA:
749 return ATOM_ENCODER_MODE_CRT;
750 break;
751 case DRM_MODE_CONNECTOR_Composite:
752 case DRM_MODE_CONNECTOR_SVIDEO:
753 case DRM_MODE_CONNECTOR_9PinDIN:
754 /* fix me */
755 return ATOM_ENCODER_MODE_TV;
756 /*return ATOM_ENCODER_MODE_CV;*/
757 break;
758 }
759}
760
761/*
762 * DIG Encoder/Transmitter Setup
763 *
764 * DCE 3.0/3.1
765 * - 2 DIG transmitter blocks. UNIPHY (links A and B) and LVTMA.
766 * Supports up to 3 digital outputs
767 * - 2 DIG encoder blocks.
768 * DIG1 can drive UNIPHY link A or link B
769 * DIG2 can drive UNIPHY link B or LVTMA
770 *
771 * DCE 3.2
772 * - 3 DIG transmitter blocks. UNIPHY0/1/2 (links A and B).
773 * Supports up to 5 digital outputs
774 * - 2 DIG encoder blocks.
775 * DIG1/2 can drive UNIPHY0/1/2 link A or link B
776 *
2d415869 777 * DCE 4.0/5.0/6.0
3f03ced8
AD		 778 * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B).
779 * Supports up to 6 digital outputs
780 * - 6 DIG encoder blocks.
781 * - DIG to PHY mapping is hardcoded
782 * DIG1 drives UNIPHY0 link A, A+B
783 * DIG2 drives UNIPHY0 link B
784 * DIG3 drives UNIPHY1 link A, A+B
785 * DIG4 drives UNIPHY1 link B
786 * DIG5 drives UNIPHY2 link A, A+B
787 * DIG6 drives UNIPHY2 link B
788 *
789 * DCE 4.1
790 * - 3 DIG transmitter blocks UNIPHY0/1/2 (links A and B).
791 * Supports up to 6 digital outputs
792 * - 2 DIG encoder blocks.
2d415869 793 * llano
3f03ced8 794 * DIG1/2 can drive UNIPHY0/1/2 link A or link B
2d415869
AD		 795 * ontario
796 * DIG1 drives UNIPHY0/1/2 link A
797 * DIG2 drives UNIPHY0/1/2 link B
3f03ced8
AD		 798 *
799 * Routing
800 * crtc -> dig encoder -> UNIPHY/LVTMA (1 or 2 links)
801 * Examples:
802 * crtc0 -> dig2 -> LVTMA links A+B -> TMDS/HDMI
803 * crtc1 -> dig1 -> UNIPHY0 link B -> DP
804 * crtc0 -> dig1 -> UNIPHY2 link A -> LVDS
805 * crtc1 -> dig2 -> UNIPHY1 link B+A -> TMDS/HDMI
806 */
807
808union dig_encoder_control {
809 DIG_ENCODER_CONTROL_PS_ALLOCATION v1;
810 DIG_ENCODER_CONTROL_PARAMETERS_V2 v2;
811 DIG_ENCODER_CONTROL_PARAMETERS_V3 v3;
812 DIG_ENCODER_CONTROL_PARAMETERS_V4 v4;
813};
814
815void
816atombios_dig_encoder_setup(struct drm_encoder *encoder, int action, int panel_mode)
817{
818 struct drm_device *dev = encoder->dev;
819 struct radeon_device *rdev = dev->dev_private;
820 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
821 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
822 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
823 union dig_encoder_control args;
824 int index = 0;
825 uint8_t frev, crev;
826 int dp_clock = 0;
827 int dp_lane_count = 0;
828 int hpd_id = RADEON_HPD_NONE;
3f03ced8
AD		 829
830 if (connector) {
831 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
832 struct radeon_connector_atom_dig *dig_connector =
833 radeon_connector->con_priv;
834
835 dp_clock = dig_connector->dp_clock;
836 dp_lane_count = dig_connector->dp_lane_count;
837 hpd_id = radeon_connector->hpd.hpd;
3f03ced8
AD		 838 }
839
840 /* no dig encoder assigned */
841 if (dig->dig_encoder == -1)
842 return;
843
844 memset(&args, 0, sizeof(args));
845
846 if (ASIC_IS_DCE4(rdev))
847 index = GetIndexIntoMasterTable(COMMAND, DIGxEncoderControl);
848 else {
849 if (dig->dig_encoder)
850 index = GetIndexIntoMasterTable(COMMAND, DIG2EncoderControl);
851 else
852 index = GetIndexIntoMasterTable(COMMAND, DIG1EncoderControl);
853 }
854
855 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
856 return;
857
58cdcb8b
AD		 858 switch (frev) {
859 case 1:
860 switch (crev) {
861 case 1:
862 args.v1.ucAction = action;
863 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
864 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
865 args.v3.ucPanelMode = panel_mode;
866 else
867 args.v1.ucEncoderMode = atombios_get_encoder_mode(encoder);
868
869 if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode))
870 args.v1.ucLaneNum = dp_lane_count;
9aa59993 871 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
58cdcb8b
AD		 872 args.v1.ucLaneNum = 8;
873 else
874 args.v1.ucLaneNum = 4;
875
876 if (ENCODER_MODE_IS_DP(args.v1.ucEncoderMode) && (dp_clock == 270000))
877 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ;
878 switch (radeon_encoder->encoder_id) {
879 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
880 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER1;
881 break;
882 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
883 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
884 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER2;
885 break;
886 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
887 args.v1.ucConfig = ATOM_ENCODER_CONFIG_V2_TRANSMITTER3;
888 break;
889 }
890 if (dig->linkb)
891 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKB;
892 else
893 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_LINKA;
3f03ced8 894 break;
58cdcb8b
AD		 895 case 2:
896 case 3:
897 args.v3.ucAction = action;
898 args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
899 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
900 args.v3.ucPanelMode = panel_mode;
901 else
902 args.v3.ucEncoderMode = atombios_get_encoder_mode(encoder);
903
2f6fa79a 904 if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode))
58cdcb8b 905 args.v3.ucLaneNum = dp_lane_count;
9aa59993 906 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
58cdcb8b
AD		 907 args.v3.ucLaneNum = 8;
908 else
909 args.v3.ucLaneNum = 4;
910
2f6fa79a 911 if (ENCODER_MODE_IS_DP(args.v3.ucEncoderMode) && (dp_clock == 270000))
58cdcb8b
AD		 912 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ;
913 args.v3.acConfig.ucDigSel = dig->dig_encoder;
1f0e2943 914 args.v3.ucBitPerColor = radeon_atom_get_bpc(encoder);
3f03ced8 915 break;
58cdcb8b
AD		 916 case 4:
917 args.v4.ucAction = action;
918 args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
919 if (action == ATOM_ENCODER_CMD_SETUP_PANEL_MODE)
920 args.v4.ucPanelMode = panel_mode;
921 else
922 args.v4.ucEncoderMode = atombios_get_encoder_mode(encoder);
923
2f6fa79a 924 if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode))
58cdcb8b 925 args.v4.ucLaneNum = dp_lane_count;
9aa59993 926 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
58cdcb8b
AD		 927 args.v4.ucLaneNum = 8;
928 else
929 args.v4.ucLaneNum = 4;
930
2f6fa79a 931 if (ENCODER_MODE_IS_DP(args.v4.ucEncoderMode)) {
e68adef8 932 if (dp_clock == 540000)
58cdcb8b 933 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_5_40GHZ;
e68adef8
AD		 934 else if (dp_clock == 324000)
935 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_3_24GHZ;
936 else if (dp_clock == 270000)
937 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_2_70GHZ;
938 else
939 args.v1.ucConfig |= ATOM_ENCODER_CONFIG_V4_DPLINKRATE_1_62GHZ;
58cdcb8b
AD		 940 }
941 args.v4.acConfig.ucDigSel = dig->dig_encoder;
1f0e2943 942 args.v4.ucBitPerColor = radeon_atom_get_bpc(encoder);
58cdcb8b
AD		 943 if (hpd_id == RADEON_HPD_NONE)
944 args.v4.ucHPD_ID = 0;
945 else
946 args.v4.ucHPD_ID = hpd_id + 1;
3f03ced8 947 break;
3f03ced8 948 default:
58cdcb8b 949 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
3f03ced8
AD		 950 break;
951 }
58cdcb8b
AD		 952 break;
953 default:
954 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
955 break;
3f03ced8
AD		 956 }
957
958 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
959
960}
961
962union dig_transmitter_control {
963 DIG_TRANSMITTER_CONTROL_PS_ALLOCATION v1;
964 DIG_TRANSMITTER_CONTROL_PARAMETERS_V2 v2;
965 DIG_TRANSMITTER_CONTROL_PARAMETERS_V3 v3;
966 DIG_TRANSMITTER_CONTROL_PARAMETERS_V4 v4;
47aef7a8 967 DIG_TRANSMITTER_CONTROL_PARAMETERS_V1_5 v5;
3f03ced8
AD		 968};
969
970void
971atombios_dig_transmitter_setup(struct drm_encoder *encoder, int action, uint8_t lane_num, uint8_t lane_set)
972{
973 struct drm_device *dev = encoder->dev;
974 struct radeon_device *rdev = dev->dev_private;
975 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
976 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
977 struct drm_connector *connector;
978 union dig_transmitter_control args;
979 int index = 0;
980 uint8_t frev, crev;
981 bool is_dp = false;
982 int pll_id = 0;
983 int dp_clock = 0;
984 int dp_lane_count = 0;
985 int connector_object_id = 0;
986 int igp_lane_info = 0;
987 int dig_encoder = dig->dig_encoder;
47aef7a8 988 int hpd_id = RADEON_HPD_NONE;
3f03ced8
AD		 989
990 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
991 connector = radeon_get_connector_for_encoder_init(encoder);
992 /* just needed to avoid bailing in the encoder check. the encoder
993 * isn't used for init
994 */
995 dig_encoder = 0;
996 } else
997 connector = radeon_get_connector_for_encoder(encoder);
998
999 if (connector) {
1000 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1001 struct radeon_connector_atom_dig *dig_connector =
1002 radeon_connector->con_priv;
1003
47aef7a8 1004 hpd_id = radeon_connector->hpd.hpd;
3f03ced8
AD		 1005 dp_clock = dig_connector->dp_clock;
1006 dp_lane_count = dig_connector->dp_lane_count;
1007 connector_object_id =
1008 (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
1009 igp_lane_info = dig_connector->igp_lane_info;
1010 }
1011
a3b08294
AD		 1012 if (encoder->crtc) {
1013 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1014 pll_id = radeon_crtc->pll_id;
1015 }
1016
3f03ced8
AD		 1017 /* no dig encoder assigned */
1018 if (dig_encoder == -1)
1019 return;
1020
1021 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)))
1022 is_dp = true;
1023
1024 memset(&args, 0, sizeof(args));
1025
1026 switch (radeon_encoder->encoder_id) {
1027 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1028 index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl);
1029 break;
1030 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1031 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1032 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 1033 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8
AD		 1034 index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl);
1035 break;
1036 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1037 index = GetIndexIntoMasterTable(COMMAND, LVTMATransmitterControl);
1038 break;
1039 }
1040
1041 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1042 return;
1043
a3b08294
AD		 1044 switch (frev) {
1045 case 1:
1046 switch (crev) {
1047 case 1:
1048 args.v1.ucAction = action;
1049 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1050 args.v1.usInitInfo = cpu_to_le16(connector_object_id);
1051 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1052 args.v1.asMode.ucLaneSel = lane_num;
1053 args.v1.asMode.ucLaneSet = lane_set;
1054 } else {
1055 if (is_dp)
6e76a2df 1056 args.v1.usPixelClock = cpu_to_le16(dp_clock / 10);
9aa59993 1057 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1058 args.v1.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1059 else
1060 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1061 }
3f03ced8 1062
a3b08294 1063 args.v1.ucConfig = ATOM_TRANSMITTER_CONFIG_CLKSRC_PPLL;
3f03ced8 1064
a3b08294
AD		 1065 if (dig_encoder)
1066 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG2_ENCODER;
1067 else
1068 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_DIG1_ENCODER;
1069
1070 if ((rdev->flags & RADEON_IS_IGP) &&
1071 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY)) {
9aa59993
AD		 1072 if (is_dp ||
1073 !radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) {
a3b08294
AD		 1074 if (igp_lane_info & 0x1)
1075 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_3;
1076 else if (igp_lane_info & 0x2)
1077 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_4_7;
1078 else if (igp_lane_info & 0x4)
1079 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_11;
1080 else if (igp_lane_info & 0x8)
1081 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_12_15;
1082 } else {
1083 if (igp_lane_info & 0x3)
1084 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_0_7;
1085 else if (igp_lane_info & 0xc)
1086 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LANE_8_15;
1087 }
1088 }
1089
1090 if (dig->linkb)
1091 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKB;
1092 else
1093 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_LINKA;
1094
1095 if (is_dp)
1096 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT;
1097 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1098 if (dig->coherent_mode)
1099 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_COHERENT;
9aa59993 1100 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1101 args.v1.ucConfig |= ATOM_TRANSMITTER_CONFIG_8LANE_LINK;
1102 }
1103 break;
1104 case 2:
1105 args.v2.ucAction = action;
1106 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1107 args.v2.usInitInfo = cpu_to_le16(connector_object_id);
1108 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1109 args.v2.asMode.ucLaneSel = lane_num;
1110 args.v2.asMode.ucLaneSet = lane_set;
1111 } else {
1112 if (is_dp)
6e76a2df 1113 args.v2.usPixelClock = cpu_to_le16(dp_clock / 10);
9aa59993 1114 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1115 args.v2.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1116 else
1117 args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1118 }
1119
1120 args.v2.acConfig.ucEncoderSel = dig_encoder;
1121 if (dig->linkb)
1122 args.v2.acConfig.ucLinkSel = 1;
1123
1124 switch (radeon_encoder->encoder_id) {
1125 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1126 args.v2.acConfig.ucTransmitterSel = 0;
1127 break;
1128 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1129 args.v2.acConfig.ucTransmitterSel = 1;
1130 break;
1131 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1132 args.v2.acConfig.ucTransmitterSel = 2;
1133 break;
1134 }
3f03ced8 1135
3f03ced8 1136 if (is_dp) {
a3b08294
AD		 1137 args.v2.acConfig.fCoherentMode = 1;
1138 args.v2.acConfig.fDPConnector = 1;
1139 } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1140 if (dig->coherent_mode)
1141 args.v2.acConfig.fCoherentMode = 1;
9aa59993 1142 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1143 args.v2.acConfig.fDualLinkConnector = 1;
1144 }
1145 break;
1146 case 3:
1147 args.v3.ucAction = action;
1148 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1149 args.v3.usInitInfo = cpu_to_le16(connector_object_id);
1150 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1151 args.v3.asMode.ucLaneSel = lane_num;
1152 args.v3.asMode.ucLaneSet = lane_set;
1153 } else {
1154 if (is_dp)
6e76a2df 1155 args.v3.usPixelClock = cpu_to_le16(dp_clock / 10);
9aa59993 1156 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294 1157 args.v3.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
3f03ced8 1158 else
a3b08294
AD		 1159 args.v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1160 }
1161
1162 if (is_dp)
1163 args.v3.ucLaneNum = dp_lane_count;
9aa59993 1164 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1165 args.v3.ucLaneNum = 8;
1166 else
1167 args.v3.ucLaneNum = 4;
1168
1169 if (dig->linkb)
1170 args.v3.acConfig.ucLinkSel = 1;
1171 if (dig_encoder & 1)
1172 args.v3.acConfig.ucEncoderSel = 1;
1173
1174 /* Select the PLL for the PHY
1175 * DP PHY should be clocked from external src if there is
1176 * one.
1177 */
3f03ced8
AD		 1178 /* On DCE4, if there is an external clock, it generates the DP ref clock */
1179 if (is_dp && rdev->clock.dp_extclk)
1180 args.v3.acConfig.ucRefClkSource = 2; /* external src */
1181 else
1182 args.v3.acConfig.ucRefClkSource = pll_id;
3f03ced8 1183
a3b08294
AD		 1184 switch (radeon_encoder->encoder_id) {
1185 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1186 args.v3.acConfig.ucTransmitterSel = 0;
1187 break;
1188 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1189 args.v3.acConfig.ucTransmitterSel = 1;
1190 break;
1191 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1192 args.v3.acConfig.ucTransmitterSel = 2;
1193 break;
1194 }
3f03ced8 1195
a3b08294
AD		 1196 if (is_dp)
1197 args.v3.acConfig.fCoherentMode = 1; /* DP requires coherent */
1198 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1199 if (dig->coherent_mode)
1200 args.v3.acConfig.fCoherentMode = 1;
9aa59993 1201 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1202 args.v3.acConfig.fDualLinkConnector = 1;
1203 }
3f03ced8 1204 break;
a3b08294
AD		 1205 case 4:
1206 args.v4.ucAction = action;
1207 if (action == ATOM_TRANSMITTER_ACTION_INIT) {
1208 args.v4.usInitInfo = cpu_to_le16(connector_object_id);
1209 } else if (action == ATOM_TRANSMITTER_ACTION_SETUP_VSEMPH) {
1210 args.v4.asMode.ucLaneSel = lane_num;
1211 args.v4.asMode.ucLaneSet = lane_set;
3f03ced8 1212 } else {
a3b08294 1213 if (is_dp)
6e76a2df 1214 args.v4.usPixelClock = cpu_to_le16(dp_clock / 10);
9aa59993 1215 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1216 args.v4.usPixelClock = cpu_to_le16((radeon_encoder->pixel_clock / 2) / 10);
1217 else
1218 args.v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
3f03ced8 1219 }
3f03ced8 1220
a3b08294
AD		 1221 if (is_dp)
1222 args.v4.ucLaneNum = dp_lane_count;
9aa59993 1223 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1224 args.v4.ucLaneNum = 8;
1225 else
1226 args.v4.ucLaneNum = 4;
3f03ced8 1227
a3b08294
AD		 1228 if (dig->linkb)
1229 args.v4.acConfig.ucLinkSel = 1;
1230 if (dig_encoder & 1)
1231 args.v4.acConfig.ucEncoderSel = 1;
1232
1233 /* Select the PLL for the PHY
1234 * DP PHY should be clocked from external src if there is
1235 * one.
1236 */
1237 /* On DCE5 DCPLL usually generates the DP ref clock */
1238 if (is_dp) {
1239 if (rdev->clock.dp_extclk)
1240 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_EXTCLK;
1241 else
1242 args.v4.acConfig.ucRefClkSource = ENCODER_REFCLK_SRC_DCPLL;
1243 } else
1244 args.v4.acConfig.ucRefClkSource = pll_id;
1245
1246 switch (radeon_encoder->encoder_id) {
1247 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1248 args.v4.acConfig.ucTransmitterSel = 0;
1249 break;
1250 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1251 args.v4.acConfig.ucTransmitterSel = 1;
1252 break;
1253 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1254 args.v4.acConfig.ucTransmitterSel = 2;
1255 break;
1256 }
1257
1258 if (is_dp)
1259 args.v4.acConfig.fCoherentMode = 1; /* DP requires coherent */
1260 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1261 if (dig->coherent_mode)
1262 args.v4.acConfig.fCoherentMode = 1;
9aa59993 1263 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
a3b08294
AD		 1264 args.v4.acConfig.fDualLinkConnector = 1;
1265 }
1266 break;
47aef7a8
AD		 1267 case 5:
1268 args.v5.ucAction = action;
1269 if (is_dp)
1270 args.v5.usSymClock = cpu_to_le16(dp_clock / 10);
1271 else
1272 args.v5.usSymClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1273
1274 switch (radeon_encoder->encoder_id) {
1275 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1276 if (dig->linkb)
1277 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYB;
1278 else
1279 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYA;
1280 break;
1281 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1282 if (dig->linkb)
1283 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYD;
1284 else
1285 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYC;
1286 break;
1287 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
1288 if (dig->linkb)
1289 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYF;
1290 else
1291 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYE;
1292 break;
e68adef8
AD		 1293 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
1294 args.v5.ucPhyId = ATOM_PHY_ID_UNIPHYG;
1295 break;
47aef7a8
AD		 1296 }
1297 if (is_dp)
1298 args.v5.ucLaneNum = dp_lane_count;
d03874c8 1299 else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
47aef7a8
AD		 1300 args.v5.ucLaneNum = 8;
1301 else
1302 args.v5.ucLaneNum = 4;
1303 args.v5.ucConnObjId = connector_object_id;
1304 args.v5.ucDigMode = atombios_get_encoder_mode(encoder);
1305
1306 if (is_dp && rdev->clock.dp_extclk)
1307 args.v5.asConfig.ucPhyClkSrcId = ENCODER_REFCLK_SRC_EXTCLK;
1308 else
1309 args.v5.asConfig.ucPhyClkSrcId = pll_id;
1310
1311 if (is_dp)
1312 args.v5.asConfig.ucCoherentMode = 1; /* DP requires coherent */
1313 else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
1314 if (dig->coherent_mode)
1315 args.v5.asConfig.ucCoherentMode = 1;
1316 }
1317 if (hpd_id == RADEON_HPD_NONE)
1318 args.v5.asConfig.ucHPDSel = 0;
1319 else
1320 args.v5.asConfig.ucHPDSel = hpd_id + 1;
1321 args.v5.ucDigEncoderSel = 1 << dig_encoder;
1322 args.v5.ucDPLaneSet = lane_set;
1323 break;
a3b08294
AD		 1324 default:
1325 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
1326 break;
3f03ced8 1327 }
a3b08294
AD		 1328 break;
1329 default:
1330 DRM_ERROR("Unknown table version %d, %d\n", frev, crev);
1331 break;
3f03ced8
AD		 1332 }
1333
1334 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1335}
1336
1337bool
1338atombios_set_edp_panel_power(struct drm_connector *connector, int action)
1339{
1340 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1341 struct drm_device *dev = radeon_connector->base.dev;
1342 struct radeon_device *rdev = dev->dev_private;
1343 union dig_transmitter_control args;
1344 int index = GetIndexIntoMasterTable(COMMAND, UNIPHYTransmitterControl);
1345 uint8_t frev, crev;
1346
1347 if (connector->connector_type != DRM_MODE_CONNECTOR_eDP)
1348 goto done;
1349
1350 if (!ASIC_IS_DCE4(rdev))
1351 goto done;
1352
1353 if ((action != ATOM_TRANSMITTER_ACTION_POWER_ON) &&
1354 (action != ATOM_TRANSMITTER_ACTION_POWER_OFF))
1355 goto done;
1356
1357 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1358 goto done;
1359
1360 memset(&args, 0, sizeof(args));
1361
1362 args.v1.ucAction = action;
1363
1364 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1365
1366 /* wait for the panel to power up */
1367 if (action == ATOM_TRANSMITTER_ACTION_POWER_ON) {
1368 int i;
1369
1370 for (i = 0; i < 300; i++) {
1371 if (radeon_hpd_sense(rdev, radeon_connector->hpd.hpd))
1372 return true;
1373 mdelay(1);
1374 }
1375 return false;
1376 }
1377done:
1378 return true;
1379}
1380
1381union external_encoder_control {
1382 EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION v1;
1383 EXTERNAL_ENCODER_CONTROL_PS_ALLOCATION_V3 v3;
1384};
1385
1386static void
1387atombios_external_encoder_setup(struct drm_encoder *encoder,
1388 struct drm_encoder *ext_encoder,
1389 int action)
1390{
1391 struct drm_device *dev = encoder->dev;
1392 struct radeon_device *rdev = dev->dev_private;
1393 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1394 struct radeon_encoder *ext_radeon_encoder = to_radeon_encoder(ext_encoder);
1395 union external_encoder_control args;
1396 struct drm_connector *connector;
1397 int index = GetIndexIntoMasterTable(COMMAND, ExternalEncoderControl);
1398 u8 frev, crev;
1399 int dp_clock = 0;
1400 int dp_lane_count = 0;
1401 int connector_object_id = 0;
1402 u32 ext_enum = (ext_radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT;
3f03ced8
AD		 1403
1404 if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT)
1405 connector = radeon_get_connector_for_encoder_init(encoder);
1406 else
1407 connector = radeon_get_connector_for_encoder(encoder);
1408
1409 if (connector) {
1410 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
1411 struct radeon_connector_atom_dig *dig_connector =
1412 radeon_connector->con_priv;
1413
1414 dp_clock = dig_connector->dp_clock;
1415 dp_lane_count = dig_connector->dp_lane_count;
1416 connector_object_id =
1417 (radeon_connector->connector_object_id & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
3f03ced8
AD		 1418 }
1419
1420 memset(&args, 0, sizeof(args));
1421
1422 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1423 return;
1424
1425 switch (frev) {
1426 case 1:
1427 /* no params on frev 1 */
1428 break;
1429 case 2:
1430 switch (crev) {
1431 case 1:
1432 case 2:
1433 args.v1.sDigEncoder.ucAction = action;
1434 args.v1.sDigEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1435 args.v1.sDigEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder);
1436
1437 if (ENCODER_MODE_IS_DP(args.v1.sDigEncoder.ucEncoderMode)) {
1438 if (dp_clock == 270000)
1439 args.v1.sDigEncoder.ucConfig |= ATOM_ENCODER_CONFIG_DPLINKRATE_2_70GHZ;
1440 args.v1.sDigEncoder.ucLaneNum = dp_lane_count;
9aa59993 1441 } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
3f03ced8
AD		 1442 args.v1.sDigEncoder.ucLaneNum = 8;
1443 else
1444 args.v1.sDigEncoder.ucLaneNum = 4;
1445 break;
1446 case 3:
1447 args.v3.sExtEncoder.ucAction = action;
1448 if (action == EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT)
1449 args.v3.sExtEncoder.usConnectorId = cpu_to_le16(connector_object_id);
1450 else
1451 args.v3.sExtEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10);
1452 args.v3.sExtEncoder.ucEncoderMode = atombios_get_encoder_mode(encoder);
1453
1454 if (ENCODER_MODE_IS_DP(args.v3.sExtEncoder.ucEncoderMode)) {
1455 if (dp_clock == 270000)
1456 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_2_70GHZ;
1457 else if (dp_clock == 540000)
1458 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_DPLINKRATE_5_40GHZ;
1459 args.v3.sExtEncoder.ucLaneNum = dp_lane_count;
9aa59993 1460 } else if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock))
3f03ced8
AD		 1461 args.v3.sExtEncoder.ucLaneNum = 8;
1462 else
1463 args.v3.sExtEncoder.ucLaneNum = 4;
1464 switch (ext_enum) {
1465 case GRAPH_OBJECT_ENUM_ID1:
1466 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER1;
1467 break;
1468 case GRAPH_OBJECT_ENUM_ID2:
1469 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER2;
1470 break;
1471 case GRAPH_OBJECT_ENUM_ID3:
1472 args.v3.sExtEncoder.ucConfig |= EXTERNAL_ENCODER_CONFIG_V3_ENCODER3;
1473 break;
1474 }
1f0e2943 1475 args.v3.sExtEncoder.ucBitPerColor = radeon_atom_get_bpc(encoder);
3f03ced8
AD		 1476 break;
1477 default:
1478 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
1479 return;
1480 }
1481 break;
1482 default:
1483 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
1484 return;
1485 }
1486 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1487}
1488
1489static void
1490atombios_yuv_setup(struct drm_encoder *encoder, bool enable)
1491{
1492 struct drm_device *dev = encoder->dev;
1493 struct radeon_device *rdev = dev->dev_private;
1494 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1495 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1496 ENABLE_YUV_PS_ALLOCATION args;
1497 int index = GetIndexIntoMasterTable(COMMAND, EnableYUV);
1498 uint32_t temp, reg;
1499
1500 memset(&args, 0, sizeof(args));
1501
1502 if (rdev->family >= CHIP_R600)
1503 reg = R600_BIOS_3_SCRATCH;
1504 else
1505 reg = RADEON_BIOS_3_SCRATCH;
1506
1507 /* XXX: fix up scratch reg handling */
1508 temp = RREG32(reg);
1509 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1510 WREG32(reg, (ATOM_S3_TV1_ACTIVE |
1511 (radeon_crtc->crtc_id << 18)));
1512 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1513 WREG32(reg, (ATOM_S3_CV_ACTIVE | (radeon_crtc->crtc_id << 24)));
1514 else
1515 WREG32(reg, 0);
1516
1517 if (enable)
1518 args.ucEnable = ATOM_ENABLE;
1519 args.ucCRTC = radeon_crtc->crtc_id;
1520
1521 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1522
1523 WREG32(reg, temp);
1524}
1525
1526static void
1527radeon_atom_encoder_dpms_avivo(struct drm_encoder *encoder, int mode)
1528{
1529 struct drm_device *dev = encoder->dev;
1530 struct radeon_device *rdev = dev->dev_private;
1531 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1532 DISPLAY_DEVICE_OUTPUT_CONTROL_PS_ALLOCATION args;
1533 int index = 0;
1534
1535 memset(&args, 0, sizeof(args));
1536
1537 switch (radeon_encoder->encoder_id) {
1538 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1539 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1540 index = GetIndexIntoMasterTable(COMMAND, TMDSAOutputControl);
1541 break;
1542 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1543 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1544 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1545 index = GetIndexIntoMasterTable(COMMAND, DVOOutputControl);
1546 break;
1547 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1548 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
1549 break;
1550 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1551 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
1552 index = GetIndexIntoMasterTable(COMMAND, LCD1OutputControl);
1553 else
1554 index = GetIndexIntoMasterTable(COMMAND, LVTMAOutputControl);
1555 break;
1556 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1557 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1558 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1559 index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl);
1560 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1561 index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl);
1562 else
1563 index = GetIndexIntoMasterTable(COMMAND, DAC1OutputControl);
1564 break;
1565 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1566 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1567 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1568 index = GetIndexIntoMasterTable(COMMAND, TV1OutputControl);
1569 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1570 index = GetIndexIntoMasterTable(COMMAND, CV1OutputControl);
1571 else
1572 index = GetIndexIntoMasterTable(COMMAND, DAC2OutputControl);
1573 break;
1574 default:
1575 return;
1576 }
1577
1578 switch (mode) {
1579 case DRM_MODE_DPMS_ON:
1580 args.ucAction = ATOM_ENABLE;
1581 /* workaround for DVOOutputControl on some RS690 systems */
1582 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DDI) {
1583 u32 reg = RREG32(RADEON_BIOS_3_SCRATCH);
1584 WREG32(RADEON_BIOS_3_SCRATCH, reg & ~ATOM_S3_DFP2I_ACTIVE);
1585 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1586 WREG32(RADEON_BIOS_3_SCRATCH, reg);
1587 } else
1588 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1589 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1590 args.ucAction = ATOM_LCD_BLON;
1591 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1592 }
1593 break;
1594 case DRM_MODE_DPMS_STANDBY:
1595 case DRM_MODE_DPMS_SUSPEND:
1596 case DRM_MODE_DPMS_OFF:
1597 args.ucAction = ATOM_DISABLE;
1598 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1599 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1600 args.ucAction = ATOM_LCD_BLOFF;
1601 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1602 }
1603 break;
1604 }
1605}
1606
1607static void
1608radeon_atom_encoder_dpms_dig(struct drm_encoder *encoder, int mode)
1609{
1610 struct drm_device *dev = encoder->dev;
1611 struct radeon_device *rdev = dev->dev_private;
1612 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
8d1af57a
AD		 1613 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
1614 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
3f03ced8
AD		 1615 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
1616 struct radeon_connector *radeon_connector = NULL;
1617 struct radeon_connector_atom_dig *radeon_dig_connector = NULL;
6f50e075 1618 bool travis_quirk = false;
6f945693 1619 int encoder_mode;
3f03ced8
AD		 1620
1621 if (connector) {
1622 radeon_connector = to_radeon_connector(connector);
1623 radeon_dig_connector = radeon_connector->con_priv;
6f50e075
AD		 1624 if ((radeon_connector_encoder_get_dp_bridge_encoder_id(connector) ==
1625 ENCODER_OBJECT_ID_TRAVIS) &&
1626 (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) &&
1627 !ASIC_IS_DCE5(rdev))
1628 travis_quirk = true;
3f03ced8
AD		 1629 }
1630
1631 switch (mode) {
1632 case DRM_MODE_DPMS_ON:
8d1af57a
AD		 1633 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE5(rdev)) {
1634 if (!connector)
1635 dig->panel_mode = DP_PANEL_MODE_EXTERNAL_DP_MODE;
1636 else
1637 dig->panel_mode = radeon_dp_get_panel_mode(encoder, connector);
1638
1639 /* setup and enable the encoder */
1640 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0);
1641 atombios_dig_encoder_setup(encoder,
1642 ATOM_ENCODER_CMD_SETUP_PANEL_MODE,
1643 dig->panel_mode);
1644 if (ext_encoder) {
1645 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev))
1646 atombios_external_encoder_setup(encoder, ext_encoder,
1647 EXTERNAL_ENCODER_ACTION_V3_ENCODER_SETUP);
fcedac67 1648 }
8d1af57a
AD		 1649 } else if (ASIC_IS_DCE4(rdev)) {
1650 /* setup and enable the encoder */
1651 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_SETUP, 0);
8d1af57a
AD		 1652 } else {
1653 /* setup and enable the encoder and transmitter */
1654 atombios_dig_encoder_setup(encoder, ATOM_ENABLE, 0);
1655 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_SETUP, 0, 0);
fcedac67 1656 }
3f03ced8
AD		 1657 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
1658 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
1659 atombios_set_edp_panel_power(connector,
1660 ATOM_TRANSMITTER_ACTION_POWER_ON);
1661 radeon_dig_connector->edp_on = true;
1662 }
6f50e075
AD		 1663 }
1664 /* enable the transmitter */
1665 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_ENABLE, 0, 0);
1666 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
1667 /* DP_SET_POWER_D0 is set in radeon_dp_link_train */
3f03ced8
AD		 1668 radeon_dp_link_train(encoder, connector);
1669 if (ASIC_IS_DCE4(rdev))
1670 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_ON, 0);
1671 }
1672 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
6f50e075
AD		 1673 atombios_dig_transmitter_setup(encoder,
1674 ATOM_TRANSMITTER_ACTION_LCD_BLON, 0, 0);
1675 if (ext_encoder)
1676 atombios_external_encoder_setup(encoder, ext_encoder, ATOM_ENABLE);
3f03ced8
AD		 1677 break;
1678 case DRM_MODE_DPMS_STANDBY:
1679 case DRM_MODE_DPMS_SUSPEND:
1680 case DRM_MODE_DPMS_OFF:
6f50e075
AD		 1681 if (ASIC_IS_DCE4(rdev)) {
1682 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector)
1683 atombios_dig_encoder_setup(encoder, ATOM_ENCODER_CMD_DP_VIDEO_OFF, 0);
1684 }
1685 if (ext_encoder)
1686 atombios_external_encoder_setup(encoder, ext_encoder, ATOM_DISABLE);
1687 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
1688 atombios_dig_transmitter_setup(encoder,
1689 ATOM_TRANSMITTER_ACTION_LCD_BLOFF, 0, 0);
1690
1691 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) &&
1692 connector && !travis_quirk)
1693 radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3);
40390961 1694 if (ASIC_IS_DCE4(rdev)) {
8d1af57a 1695 /* disable the transmitter */
6f50e075
AD		 1696 atombios_dig_transmitter_setup(encoder,
1697 ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0);
8d1af57a
AD		 1698 } else {
1699 /* disable the encoder and transmitter */
6f50e075
AD		 1700 atombios_dig_transmitter_setup(encoder,
1701 ATOM_TRANSMITTER_ACTION_DISABLE, 0, 0);
8d1af57a
AD		 1702 atombios_dig_encoder_setup(encoder, ATOM_DISABLE, 0);
1703 }
3f03ced8 1704 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(encoder)) && connector) {
6f50e075
AD		 1705 if (travis_quirk)
1706 radeon_dp_set_rx_power_state(connector, DP_SET_POWER_D3);
3f03ced8
AD		 1707 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP) {
1708 atombios_set_edp_panel_power(connector,
1709 ATOM_TRANSMITTER_ACTION_POWER_OFF);
1710 radeon_dig_connector->edp_on = false;
1711 }
1712 }
3f03ced8
AD		 1713 break;
1714 }
6f945693
SG		 1715
1716 encoder_mode = atombios_get_encoder_mode(encoder);
1717 if (radeon_audio != 0 &&
1718 (encoder_mode == ATOM_ENCODER_MODE_HDMI || ENCODER_MODE_IS_DP(encoder_mode)))
1719 radeon_audio_dpms(encoder, mode);
3f03ced8
AD		 1720}
1721
1722static void
1723radeon_atom_encoder_dpms(struct drm_encoder *encoder, int mode)
1724{
1725 struct drm_device *dev = encoder->dev;
1726 struct radeon_device *rdev = dev->dev_private;
1727 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
3f03ced8
AD		 1728
1729 DRM_DEBUG_KMS("encoder dpms %d to mode %d, devices %08x, active_devices %08x\n",
1730 radeon_encoder->encoder_id, mode, radeon_encoder->devices,
1731 radeon_encoder->active_device);
1732 switch (radeon_encoder->encoder_id) {
1733 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1734 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1735 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1736 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1737 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1738 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1739 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1740 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1741 radeon_atom_encoder_dpms_avivo(encoder, mode);
1742 break;
1743 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1744 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1745 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 1746 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8
AD		 1747 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1748 radeon_atom_encoder_dpms_dig(encoder, mode);
1749 break;
1750 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1751 if (ASIC_IS_DCE5(rdev)) {
1752 switch (mode) {
1753 case DRM_MODE_DPMS_ON:
1754 atombios_dvo_setup(encoder, ATOM_ENABLE);
1755 break;
1756 case DRM_MODE_DPMS_STANDBY:
1757 case DRM_MODE_DPMS_SUSPEND:
1758 case DRM_MODE_DPMS_OFF:
1759 atombios_dvo_setup(encoder, ATOM_DISABLE);
1760 break;
1761 }
1762 } else if (ASIC_IS_DCE3(rdev))
1763 radeon_atom_encoder_dpms_dig(encoder, mode);
1764 else
1765 radeon_atom_encoder_dpms_avivo(encoder, mode);
1766 break;
1767 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1768 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1769 if (ASIC_IS_DCE5(rdev)) {
1770 switch (mode) {
1771 case DRM_MODE_DPMS_ON:
1772 atombios_dac_setup(encoder, ATOM_ENABLE);
1773 break;
1774 case DRM_MODE_DPMS_STANDBY:
1775 case DRM_MODE_DPMS_SUSPEND:
1776 case DRM_MODE_DPMS_OFF:
1777 atombios_dac_setup(encoder, ATOM_DISABLE);
1778 break;
1779 }
1780 } else
1781 radeon_atom_encoder_dpms_avivo(encoder, mode);
1782 break;
1783 default:
1784 return;
1785 }
1786
3f03ced8
AD		 1787 radeon_atombios_encoder_dpms_scratch_regs(encoder, (mode == DRM_MODE_DPMS_ON) ? true : false);
1788
1789}
1790
1791union crtc_source_param {
1792 SELECT_CRTC_SOURCE_PS_ALLOCATION v1;
1793 SELECT_CRTC_SOURCE_PARAMETERS_V2 v2;
1794};
1795
1796static void
1797atombios_set_encoder_crtc_source(struct drm_encoder *encoder)
1798{
1799 struct drm_device *dev = encoder->dev;
1800 struct radeon_device *rdev = dev->dev_private;
1801 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1802 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1803 union crtc_source_param args;
1804 int index = GetIndexIntoMasterTable(COMMAND, SelectCRTC_Source);
1805 uint8_t frev, crev;
1806 struct radeon_encoder_atom_dig *dig;
1807
1808 memset(&args, 0, sizeof(args));
1809
1810 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
1811 return;
1812
1813 switch (frev) {
1814 case 1:
1815 switch (crev) {
1816 case 1:
1817 default:
1818 if (ASIC_IS_AVIVO(rdev))
1819 args.v1.ucCRTC = radeon_crtc->crtc_id;
1820 else {
1821 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1) {
1822 args.v1.ucCRTC = radeon_crtc->crtc_id;
1823 } else {
1824 args.v1.ucCRTC = radeon_crtc->crtc_id << 2;
1825 }
1826 }
1827 switch (radeon_encoder->encoder_id) {
1828 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
1829 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
1830 args.v1.ucDevice = ATOM_DEVICE_DFP1_INDEX;
1831 break;
1832 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
1833 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
1834 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT)
1835 args.v1.ucDevice = ATOM_DEVICE_LCD1_INDEX;
1836 else
1837 args.v1.ucDevice = ATOM_DEVICE_DFP3_INDEX;
1838 break;
1839 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
1840 case ENCODER_OBJECT_ID_INTERNAL_DDI:
1841 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1842 args.v1.ucDevice = ATOM_DEVICE_DFP2_INDEX;
1843 break;
1844 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
1845 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1846 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1847 args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX;
1848 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1849 args.v1.ucDevice = ATOM_DEVICE_CV_INDEX;
1850 else
1851 args.v1.ucDevice = ATOM_DEVICE_CRT1_INDEX;
1852 break;
1853 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
1854 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1855 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1856 args.v1.ucDevice = ATOM_DEVICE_TV1_INDEX;
1857 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1858 args.v1.ucDevice = ATOM_DEVICE_CV_INDEX;
1859 else
1860 args.v1.ucDevice = ATOM_DEVICE_CRT2_INDEX;
1861 break;
1862 }
1863 break;
1864 case 2:
1865 args.v2.ucCRTC = radeon_crtc->crtc_id;
1866 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE) {
1867 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
1868
1869 if (connector->connector_type == DRM_MODE_CONNECTOR_LVDS)
1870 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS;
1871 else if (connector->connector_type == DRM_MODE_CONNECTOR_VGA)
1872 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_CRT;
1873 else
1874 args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder);
64252835
AD		 1875 } else if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
1876 args.v2.ucEncodeMode = ATOM_ENCODER_MODE_LVDS;
1877 } else {
3f03ced8 1878 args.v2.ucEncodeMode = atombios_get_encoder_mode(encoder);
64252835 1879 }
3f03ced8
AD		 1880 switch (radeon_encoder->encoder_id) {
1881 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
1882 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
1883 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 1884 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8
AD		 1885 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
1886 dig = radeon_encoder->enc_priv;
1887 switch (dig->dig_encoder) {
1888 case 0:
1889 args.v2.ucEncoderID = ASIC_INT_DIG1_ENCODER_ID;
1890 break;
1891 case 1:
1892 args.v2.ucEncoderID = ASIC_INT_DIG2_ENCODER_ID;
1893 break;
1894 case 2:
1895 args.v2.ucEncoderID = ASIC_INT_DIG3_ENCODER_ID;
1896 break;
1897 case 3:
1898 args.v2.ucEncoderID = ASIC_INT_DIG4_ENCODER_ID;
1899 break;
1900 case 4:
1901 args.v2.ucEncoderID = ASIC_INT_DIG5_ENCODER_ID;
1902 break;
1903 case 5:
1904 args.v2.ucEncoderID = ASIC_INT_DIG6_ENCODER_ID;
1905 break;
e68adef8
AD		 1906 case 6:
1907 args.v2.ucEncoderID = ASIC_INT_DIG7_ENCODER_ID;
1908 break;
3f03ced8
AD		 1909 }
1910 break;
1911 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
1912 args.v2.ucEncoderID = ASIC_INT_DVO_ENCODER_ID;
1913 break;
1914 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
1915 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1916 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1917 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1918 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1919 else
1920 args.v2.ucEncoderID = ASIC_INT_DAC1_ENCODER_ID;
1921 break;
1922 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
1923 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1924 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1925 else if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT))
1926 args.v2.ucEncoderID = ASIC_INT_TV_ENCODER_ID;
1927 else
1928 args.v2.ucEncoderID = ASIC_INT_DAC2_ENCODER_ID;
1929 break;
1930 }
1931 break;
1932 }
1933 break;
1934 default:
1935 DRM_ERROR("Unknown table version: %d, %d\n", frev, crev);
1936 return;
1937 }
1938
1939 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
1940
1941 /* update scratch regs with new routing */
1942 radeon_atombios_encoder_crtc_scratch_regs(encoder, radeon_crtc->crtc_id);
1943}
1944
1945static void
1946atombios_apply_encoder_quirks(struct drm_encoder *encoder,
1947 struct drm_display_mode *mode)
1948{
1949 struct drm_device *dev = encoder->dev;
1950 struct radeon_device *rdev = dev->dev_private;
1951 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1952 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1953
1954 /* Funky macbooks */
1955 if ((dev->pdev->device == 0x71C5) &&
1956 (dev->pdev->subsystem_vendor == 0x106b) &&
1957 (dev->pdev->subsystem_device == 0x0080)) {
1958 if (radeon_encoder->devices & ATOM_DEVICE_LCD1_SUPPORT) {
1959 uint32_t lvtma_bit_depth_control = RREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL);
1960
1961 lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN;
1962 lvtma_bit_depth_control &= ~AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN;
1963
1964 WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, lvtma_bit_depth_control);
1965 }
1966 }
1967
1968 /* set scaler clears this on some chips */
1969 if (ASIC_IS_AVIVO(rdev) &&
1970 (!(radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT)))) {
d798f2f2
AD		 1971 if (ASIC_IS_DCE8(rdev)) {
1972 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1973 WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset,
1974 CIK_INTERLEAVE_EN);
1975 else
1976 WREG32(CIK_LB_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
1977 } else if (ASIC_IS_DCE4(rdev)) {
3f03ced8
AD		 1978 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1979 WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset,
1980 EVERGREEN_INTERLEAVE_EN);
1981 else
1982 WREG32(EVERGREEN_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
1983 } else {
1984 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
1985 WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset,
1986 AVIVO_D1MODE_INTERLEAVE_EN);
1987 else
1988 WREG32(AVIVO_D1MODE_DATA_FORMAT + radeon_crtc->crtc_offset, 0);
1989 }
1990 }
1991}
1992
1993static int radeon_atom_pick_dig_encoder(struct drm_encoder *encoder)
1994{
1995 struct drm_device *dev = encoder->dev;
1996 struct radeon_device *rdev = dev->dev_private;
1997 struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder->crtc);
1998 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
1999 struct drm_encoder *test_encoder;
41fa5437 2000 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
3f03ced8
AD		 2001 uint32_t dig_enc_in_use = 0;
2002
41fa5437
AD		 2003 if (ASIC_IS_DCE6(rdev)) {
2004 /* DCE6 */
2005 switch (radeon_encoder->encoder_id) {
2006 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2007 if (dig->linkb)
2008 return 1;
2009 else
2010 return 0;
2011 break;
2012 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2013 if (dig->linkb)
2014 return 3;
2015 else
2016 return 2;
2017 break;
2018 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2019 if (dig->linkb)
2020 return 5;
2021 else
2022 return 4;
2023 break;
e68adef8
AD		 2024 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
2025 return 6;
2026 break;
41fa5437
AD		 2027 }
2028 } else if (ASIC_IS_DCE4(rdev)) {
2029 /* DCE4/5 */
2030 if (ASIC_IS_DCE41(rdev) && !ASIC_IS_DCE61(rdev)) {
3f03ced8
AD		 2031 /* ontario follows DCE4 */
2032 if (rdev->family == CHIP_PALM) {
2033 if (dig->linkb)
2034 return 1;
2035 else
2036 return 0;
2037 } else
2038 /* llano follows DCE3.2 */
2039 return radeon_crtc->crtc_id;
2040 } else {
2041 switch (radeon_encoder->encoder_id) {
2042 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2043 if (dig->linkb)
2044 return 1;
2045 else
2046 return 0;
2047 break;
2048 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2049 if (dig->linkb)
2050 return 3;
2051 else
2052 return 2;
2053 break;
2054 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
2055 if (dig->linkb)
2056 return 5;
2057 else
2058 return 4;
2059 break;
2060 }
2061 }
2062 }
2063
2064 /* on DCE32 and encoder can driver any block so just crtc id */
2065 if (ASIC_IS_DCE32(rdev)) {
2066 return radeon_crtc->crtc_id;
2067 }
2068
2069 /* on DCE3 - LVTMA can only be driven by DIGB */
2070 list_for_each_entry(test_encoder, &dev->mode_config.encoder_list, head) {
2071 struct radeon_encoder *radeon_test_encoder;
2072
2073 if (encoder == test_encoder)
2074 continue;
2075
2076 if (!radeon_encoder_is_digital(test_encoder))
2077 continue;
2078
2079 radeon_test_encoder = to_radeon_encoder(test_encoder);
2080 dig = radeon_test_encoder->enc_priv;
2081
2082 if (dig->dig_encoder >= 0)
2083 dig_enc_in_use |= (1 << dig->dig_encoder);
2084 }
2085
2086 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA) {
2087 if (dig_enc_in_use & 0x2)
2088 DRM_ERROR("LVDS required digital encoder 2 but it was in use - stealing\n");
2089 return 1;
2090 }
2091 if (!(dig_enc_in_use & 1))
2092 return 0;
2093 return 1;
2094}
2095
2096/* This only needs to be called once at startup */
2097void
2098radeon_atom_encoder_init(struct radeon_device *rdev)
2099{
2100 struct drm_device *dev = rdev->ddev;
2101 struct drm_encoder *encoder;
2102
2103 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2104 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2105 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2106
2107 switch (radeon_encoder->encoder_id) {
2108 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2109 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2110 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 2111 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8
AD		 2112 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2113 atombios_dig_transmitter_setup(encoder, ATOM_TRANSMITTER_ACTION_INIT, 0, 0);
2114 break;
2115 default:
2116 break;
2117 }
2118
1d3949c4 2119 if (ext_encoder && (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev)))
3f03ced8
AD		 2120 atombios_external_encoder_setup(encoder, ext_encoder,
2121 EXTERNAL_ENCODER_ACTION_V3_ENCODER_INIT);
2122 }
2123}
2124
2125static void
2126radeon_atom_encoder_mode_set(struct drm_encoder *encoder,
2127 struct drm_display_mode *mode,
2128 struct drm_display_mode *adjusted_mode)
2129{
2130 struct drm_device *dev = encoder->dev;
2131 struct radeon_device *rdev = dev->dev_private;
2132 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
6f945693 2133 int encoder_mode;
3f03ced8
AD		 2134
2135 radeon_encoder->pixel_clock = adjusted_mode->clock;
2136
8d1af57a
AD		 2137 /* need to call this here rather than in prepare() since we need some crtc info */
2138 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
2139
3f03ced8
AD		 2140 if (ASIC_IS_AVIVO(rdev) && !ASIC_IS_DCE4(rdev)) {
2141 if (radeon_encoder->active_device & (ATOM_DEVICE_CV_SUPPORT | ATOM_DEVICE_TV_SUPPORT))
2142 atombios_yuv_setup(encoder, true);
2143 else
2144 atombios_yuv_setup(encoder, false);
2145 }
2146
2147 switch (radeon_encoder->encoder_id) {
2148 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2149 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2150 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2151 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2152 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_ENABLE);
2153 break;
2154 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2155 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2156 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 2157 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8 2158 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
8d1af57a 2159 /* handled in dpms */
6f945693
SG		 2160 encoder_mode = atombios_get_encoder_mode(encoder);
2161 if (radeon_audio != 0 &&
2162 (encoder_mode == ATOM_ENCODER_MODE_HDMI || ENCODER_MODE_IS_DP(encoder_mode)))
2163 radeon_audio_mode_set(encoder, adjusted_mode);
3f03ced8
AD		 2164 break;
2165 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2166 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2167 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2168 atombios_dvo_setup(encoder, ATOM_ENABLE);
2169 break;
2170 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2171 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2172 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2173 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2174 atombios_dac_setup(encoder, ATOM_ENABLE);
2175 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT)) {
2176 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
2177 atombios_tv_setup(encoder, ATOM_ENABLE);
2178 else
2179 atombios_tv_setup(encoder, ATOM_DISABLE);
2180 }
2181 break;
2182 }
2183
3f03ced8 2184 atombios_apply_encoder_quirks(encoder, adjusted_mode);
3f03ced8
AD		 2185}
2186
2187static bool
2188atombios_dac_load_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2189{
2190 struct drm_device *dev = encoder->dev;
2191 struct radeon_device *rdev = dev->dev_private;
2192 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2193 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2194
2195 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT |
2196 ATOM_DEVICE_CV_SUPPORT |
2197 ATOM_DEVICE_CRT_SUPPORT)) {
2198 DAC_LOAD_DETECTION_PS_ALLOCATION args;
2199 int index = GetIndexIntoMasterTable(COMMAND, DAC_LoadDetection);
2200 uint8_t frev, crev;
2201
2202 memset(&args, 0, sizeof(args));
2203
2204 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev, &crev))
2205 return false;
2206
2207 args.sDacload.ucMisc = 0;
2208
2209 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_DAC1) ||
2210 (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1))
2211 args.sDacload.ucDacType = ATOM_DAC_A;
2212 else
2213 args.sDacload.ucDacType = ATOM_DAC_B;
2214
2215 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT)
2216 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT1_SUPPORT);
2217 else if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT)
2218 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CRT2_SUPPORT);
2219 else if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2220 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_CV_SUPPORT);
2221 if (crev >= 3)
2222 args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb;
2223 } else if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2224 args.sDacload.usDeviceID = cpu_to_le16(ATOM_DEVICE_TV1_SUPPORT);
2225 if (crev >= 3)
2226 args.sDacload.ucMisc = DAC_LOAD_MISC_YPrPb;
2227 }
2228
2229 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
2230
2231 return true;
2232 } else
2233 return false;
2234}
2235
2236static enum drm_connector_status
2237radeon_atom_dac_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2238{
2239 struct drm_device *dev = encoder->dev;
2240 struct radeon_device *rdev = dev->dev_private;
2241 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2242 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2243 uint32_t bios_0_scratch;
2244
2245 if (!atombios_dac_load_detect(encoder, connector)) {
2246 DRM_DEBUG_KMS("detect returned false \n");
2247 return connector_status_unknown;
2248 }
2249
2250 if (rdev->family >= CHIP_R600)
2251 bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);
2252 else
2253 bios_0_scratch = RREG32(RADEON_BIOS_0_SCRATCH);
2254
2255 DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices);
2256 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2257 if (bios_0_scratch & ATOM_S0_CRT1_MASK)
2258 return connector_status_connected;
2259 }
2260 if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2261 if (bios_0_scratch & ATOM_S0_CRT2_MASK)
2262 return connector_status_connected;
2263 }
2264 if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2265 if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A))
2266 return connector_status_connected;
2267 }
2268 if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2269 if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A))
2270 return connector_status_connected; /* CTV */
2271 else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A))
2272 return connector_status_connected; /* STV */
2273 }
2274 return connector_status_disconnected;
2275}
2276
2277static enum drm_connector_status
2278radeon_atom_dig_detect(struct drm_encoder *encoder, struct drm_connector *connector)
2279{
2280 struct drm_device *dev = encoder->dev;
2281 struct radeon_device *rdev = dev->dev_private;
2282 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2283 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2284 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2285 u32 bios_0_scratch;
2286
2287 if (!ASIC_IS_DCE4(rdev))
2288 return connector_status_unknown;
2289
2290 if (!ext_encoder)
2291 return connector_status_unknown;
2292
2293 if ((radeon_connector->devices & ATOM_DEVICE_CRT_SUPPORT) == 0)
2294 return connector_status_unknown;
2295
2296 /* load detect on the dp bridge */
2297 atombios_external_encoder_setup(encoder, ext_encoder,
2298 EXTERNAL_ENCODER_ACTION_V3_DACLOAD_DETECTION);
2299
2300 bios_0_scratch = RREG32(R600_BIOS_0_SCRATCH);
2301
2302 DRM_DEBUG_KMS("Bios 0 scratch %x %08x\n", bios_0_scratch, radeon_encoder->devices);
2303 if (radeon_connector->devices & ATOM_DEVICE_CRT1_SUPPORT) {
2304 if (bios_0_scratch & ATOM_S0_CRT1_MASK)
2305 return connector_status_connected;
2306 }
2307 if (radeon_connector->devices & ATOM_DEVICE_CRT2_SUPPORT) {
2308 if (bios_0_scratch & ATOM_S0_CRT2_MASK)
2309 return connector_status_connected;
2310 }
2311 if (radeon_connector->devices & ATOM_DEVICE_CV_SUPPORT) {
2312 if (bios_0_scratch & (ATOM_S0_CV_MASK|ATOM_S0_CV_MASK_A))
2313 return connector_status_connected;
2314 }
2315 if (radeon_connector->devices & ATOM_DEVICE_TV1_SUPPORT) {
2316 if (bios_0_scratch & (ATOM_S0_TV1_COMPOSITE | ATOM_S0_TV1_COMPOSITE_A))
2317 return connector_status_connected; /* CTV */
2318 else if (bios_0_scratch & (ATOM_S0_TV1_SVIDEO | ATOM_S0_TV1_SVIDEO_A))
2319 return connector_status_connected; /* STV */
2320 }
2321 return connector_status_disconnected;
2322}
2323
2324void
2325radeon_atom_ext_encoder_setup_ddc(struct drm_encoder *encoder)
2326{
2327 struct drm_encoder *ext_encoder = radeon_get_external_encoder(encoder);
2328
2329 if (ext_encoder)
2330 /* ddc_setup on the dp bridge */
2331 atombios_external_encoder_setup(encoder, ext_encoder,
2332 EXTERNAL_ENCODER_ACTION_V3_DDC_SETUP);
2333
2334}
2335
2336static void radeon_atom_encoder_prepare(struct drm_encoder *encoder)
2337{
cfcbd6d3 2338 struct radeon_device *rdev = encoder->dev->dev_private;
3f03ced8
AD		 2339 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2340 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
2341
2342 if ((radeon_encoder->active_device &
2343 (ATOM_DEVICE_DFP_SUPPORT | ATOM_DEVICE_LCD_SUPPORT)) ||
2344 (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=
2345 ENCODER_OBJECT_ID_NONE)) {
2346 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
cfcbd6d3 2347 if (dig) {
3f03ced8 2348 dig->dig_encoder = radeon_atom_pick_dig_encoder(encoder);
cfcbd6d3
RM		 2349 if (radeon_encoder->active_device & ATOM_DEVICE_DFP_SUPPORT) {
2350 if (rdev->family >= CHIP_R600)
2351 dig->afmt = rdev->mode_info.afmt[dig->dig_encoder];
2352 else
2353 /* RS600/690/740 have only 1 afmt block */
2354 dig->afmt = rdev->mode_info.afmt[0];
2355 }
2356 }
3f03ced8
AD		 2357 }
2358
2359 radeon_atom_output_lock(encoder, true);
3f03ced8
AD		 2360
2361 if (connector) {
2362 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
2363
2364 /* select the clock/data port if it uses a router */
2365 if (radeon_connector->router.cd_valid)
2366 radeon_router_select_cd_port(radeon_connector);
2367
2368 /* turn eDP panel on for mode set */
2369 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
2370 atombios_set_edp_panel_power(connector,
2371 ATOM_TRANSMITTER_ACTION_POWER_ON);
2372 }
2373
2374 /* this is needed for the pll/ss setup to work correctly in some cases */
2375 atombios_set_encoder_crtc_source(encoder);
134b480f
AD		 2376 /* set up the FMT blocks */
2377 if (ASIC_IS_DCE8(rdev))
2378 dce8_program_fmt(encoder);
2379 else if (ASIC_IS_DCE4(rdev))
2380 dce4_program_fmt(encoder);
2381 else if (ASIC_IS_DCE3(rdev))
2382 dce3_program_fmt(encoder);
2383 else if (ASIC_IS_AVIVO(rdev))
2384 avivo_program_fmt(encoder);
3f03ced8
AD		 2385}
2386
2387static void radeon_atom_encoder_commit(struct drm_encoder *encoder)
2388{
8d1af57a 2389 /* need to call this here as we need the crtc set up */
3f03ced8
AD		 2390 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_ON);
2391 radeon_atom_output_lock(encoder, false);
2392}
2393
2394static void radeon_atom_encoder_disable(struct drm_encoder *encoder)
2395{
2396 struct drm_device *dev = encoder->dev;
2397 struct radeon_device *rdev = dev->dev_private;
2398 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
2399 struct radeon_encoder_atom_dig *dig;
2400
2401 /* check for pre-DCE3 cards with shared encoders;
2402 * can't really use the links individually, so don't disable
2403 * the encoder if it's in use by another connector
2404 */
2405 if (!ASIC_IS_DCE3(rdev)) {
2406 struct drm_encoder *other_encoder;
2407 struct radeon_encoder *other_radeon_encoder;
2408
2409 list_for_each_entry(other_encoder, &dev->mode_config.encoder_list, head) {
2410 other_radeon_encoder = to_radeon_encoder(other_encoder);
2411 if ((radeon_encoder->encoder_id == other_radeon_encoder->encoder_id) &&
2412 drm_helper_encoder_in_use(other_encoder))
2413 goto disable_done;
2414 }
2415 }
2416
2417 radeon_atom_encoder_dpms(encoder, DRM_MODE_DPMS_OFF);
2418
2419 switch (radeon_encoder->encoder_id) {
2420 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2421 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2422 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2423 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2424 atombios_digital_setup(encoder, PANEL_ENCODER_ACTION_DISABLE);
2425 break;
2426 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2427 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2428 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 2429 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8 2430 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
8d1af57a 2431 /* handled in dpms */
3f03ced8
AD		 2432 break;
2433 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2434 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2435 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2436 atombios_dvo_setup(encoder, ATOM_DISABLE);
2437 break;
2438 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2439 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2440 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2441 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2442 atombios_dac_setup(encoder, ATOM_DISABLE);
2443 if (radeon_encoder->devices & (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
2444 atombios_tv_setup(encoder, ATOM_DISABLE);
2445 break;
2446 }
2447
2448disable_done:
2449 if (radeon_encoder_is_digital(encoder)) {
3f03ced8
AD		 2450 dig = radeon_encoder->enc_priv;
2451 dig->dig_encoder = -1;
2452 }
2453 radeon_encoder->active_device = 0;
2454}
2455
2456/* these are handled by the primary encoders */
2457static void radeon_atom_ext_prepare(struct drm_encoder *encoder)
2458{
2459
2460}
2461
2462static void radeon_atom_ext_commit(struct drm_encoder *encoder)
2463{
2464
2465}
2466
2467static void
2468radeon_atom_ext_mode_set(struct drm_encoder *encoder,
2469 struct drm_display_mode *mode,
2470 struct drm_display_mode *adjusted_mode)
2471{
2472
2473}
2474
2475static void radeon_atom_ext_disable(struct drm_encoder *encoder)
2476{
2477
2478}
2479
2480static void
2481radeon_atom_ext_dpms(struct drm_encoder *encoder, int mode)
2482{
2483
2484}
2485
2486static bool radeon_atom_ext_mode_fixup(struct drm_encoder *encoder,
e811f5ae 2487 const struct drm_display_mode *mode,
3f03ced8
AD		 2488 struct drm_display_mode *adjusted_mode)
2489{
2490 return true;
2491}
2492
2493static const struct drm_encoder_helper_funcs radeon_atom_ext_helper_funcs = {
2494 .dpms = radeon_atom_ext_dpms,
2495 .mode_fixup = radeon_atom_ext_mode_fixup,
2496 .prepare = radeon_atom_ext_prepare,
2497 .mode_set = radeon_atom_ext_mode_set,
2498 .commit = radeon_atom_ext_commit,
2499 .disable = radeon_atom_ext_disable,
2500 /* no detect for TMDS/LVDS yet */
2501};
2502
2503static const struct drm_encoder_helper_funcs radeon_atom_dig_helper_funcs = {
2504 .dpms = radeon_atom_encoder_dpms,
2505 .mode_fixup = radeon_atom_mode_fixup,
2506 .prepare = radeon_atom_encoder_prepare,
2507 .mode_set = radeon_atom_encoder_mode_set,
2508 .commit = radeon_atom_encoder_commit,
2509 .disable = radeon_atom_encoder_disable,
2510 .detect = radeon_atom_dig_detect,
2511};
2512
2513static const struct drm_encoder_helper_funcs radeon_atom_dac_helper_funcs = {
2514 .dpms = radeon_atom_encoder_dpms,
2515 .mode_fixup = radeon_atom_mode_fixup,
2516 .prepare = radeon_atom_encoder_prepare,
2517 .mode_set = radeon_atom_encoder_mode_set,
2518 .commit = radeon_atom_encoder_commit,
2519 .detect = radeon_atom_dac_detect,
2520};
2521
2522void radeon_enc_destroy(struct drm_encoder *encoder)
2523{
2524 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
f3728734
AD		 2525 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
2526 radeon_atom_backlight_exit(radeon_encoder);
3f03ced8
AD		 2527 kfree(radeon_encoder->enc_priv);
2528 drm_encoder_cleanup(encoder);
2529 kfree(radeon_encoder);
2530}
2531
2532static const struct drm_encoder_funcs radeon_atom_enc_funcs = {
2533 .destroy = radeon_enc_destroy,
2534};
2535
1109ca09 2536static struct radeon_encoder_atom_dac *
3f03ced8
AD		 2537radeon_atombios_set_dac_info(struct radeon_encoder *radeon_encoder)
2538{
2539 struct drm_device *dev = radeon_encoder->base.dev;
2540 struct radeon_device *rdev = dev->dev_private;
2541 struct radeon_encoder_atom_dac *dac = kzalloc(sizeof(struct radeon_encoder_atom_dac), GFP_KERNEL);
2542
2543 if (!dac)
2544 return NULL;
2545
2546 dac->tv_std = radeon_atombios_get_tv_info(rdev);
2547 return dac;
2548}
2549
1109ca09 2550static struct radeon_encoder_atom_dig *
3f03ced8
AD		 2551radeon_atombios_set_dig_info(struct radeon_encoder *radeon_encoder)
2552{
2553 int encoder_enum = (radeon_encoder->encoder_enum & ENUM_ID_MASK) >> ENUM_ID_SHIFT;
2554 struct radeon_encoder_atom_dig *dig = kzalloc(sizeof(struct radeon_encoder_atom_dig), GFP_KERNEL);
2555
2556 if (!dig)
2557 return NULL;
2558
2559 /* coherent mode by default */
2560 dig->coherent_mode = true;
2561 dig->dig_encoder = -1;
2562
2563 if (encoder_enum == 2)
2564 dig->linkb = true;
2565 else
2566 dig->linkb = false;
2567
2568 return dig;
2569}
2570
2571void
2572radeon_add_atom_encoder(struct drm_device *dev,
2573 uint32_t encoder_enum,
2574 uint32_t supported_device,
2575 u16 caps)
2576{
2577 struct radeon_device *rdev = dev->dev_private;
2578 struct drm_encoder *encoder;
2579 struct radeon_encoder *radeon_encoder;
2580
2581 /* see if we already added it */
2582 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
2583 radeon_encoder = to_radeon_encoder(encoder);
2584 if (radeon_encoder->encoder_enum == encoder_enum) {
2585 radeon_encoder->devices |= supported_device;
2586 return;
2587 }
2588
2589 }
2590
2591 /* add a new one */
2592 radeon_encoder = kzalloc(sizeof(struct radeon_encoder), GFP_KERNEL);
2593 if (!radeon_encoder)
2594 return;
2595
2596 encoder = &radeon_encoder->base;
2597 switch (rdev->num_crtc) {
2598 case 1:
2599 encoder->possible_crtcs = 0x1;
2600 break;
2601 case 2:
2602 default:
2603 encoder->possible_crtcs = 0x3;
2604 break;
2605 case 4:
2606 encoder->possible_crtcs = 0xf;
2607 break;
2608 case 6:
2609 encoder->possible_crtcs = 0x3f;
2610 break;
2611 }
2612
2613 radeon_encoder->enc_priv = NULL;
2614
2615 radeon_encoder->encoder_enum = encoder_enum;
2616 radeon_encoder->encoder_id = (encoder_enum & OBJECT_ID_MASK) >> OBJECT_ID_SHIFT;
2617 radeon_encoder->devices = supported_device;
2618 radeon_encoder->rmx_type = RMX_OFF;
2619 radeon_encoder->underscan_type = UNDERSCAN_OFF;
2620 radeon_encoder->is_ext_encoder = false;
2621 radeon_encoder->caps = caps;
2622
2623 switch (radeon_encoder->encoder_id) {
2624 case ENCODER_OBJECT_ID_INTERNAL_LVDS:
2625 case ENCODER_OBJECT_ID_INTERNAL_TMDS1:
2626 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
2627 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
2628 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
2629 radeon_encoder->rmx_type = RMX_FULL;
2630 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS);
2631 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
2632 } else {
2633 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS);
2634 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2635 }
2636 drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs);
2637 break;
2638 case ENCODER_OBJECT_ID_INTERNAL_DAC1:
2639 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC);
2640 radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder);
2641 drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs);
2642 break;
2643 case ENCODER_OBJECT_ID_INTERNAL_DAC2:
2644 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1:
2645 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2:
2646 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TVDAC);
2647 radeon_encoder->enc_priv = radeon_atombios_set_dac_info(radeon_encoder);
2648 drm_encoder_helper_add(encoder, &radeon_atom_dac_helper_funcs);
2649 break;
2650 case ENCODER_OBJECT_ID_INTERNAL_DVO1:
2651 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
2652 case ENCODER_OBJECT_ID_INTERNAL_DDI:
2653 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY:
2654 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA:
2655 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1:
2656 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2:
e68adef8 2657 case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3:
3f03ced8
AD		 2658 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
2659 radeon_encoder->rmx_type = RMX_FULL;
2660 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS);
2661 radeon_encoder->enc_priv = radeon_atombios_get_lvds_info(radeon_encoder);
2662 } else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT)) {
2663 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC);
2664 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2665 } else {
2666 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS);
2667 radeon_encoder->enc_priv = radeon_atombios_set_dig_info(radeon_encoder);
2668 }
2669 drm_encoder_helper_add(encoder, &radeon_atom_dig_helper_funcs);
2670 break;
2671 case ENCODER_OBJECT_ID_SI170B:
2672 case ENCODER_OBJECT_ID_CH7303:
2673 case ENCODER_OBJECT_ID_EXTERNAL_SDVOA:
2674 case ENCODER_OBJECT_ID_EXTERNAL_SDVOB:
2675 case ENCODER_OBJECT_ID_TITFP513:
2676 case ENCODER_OBJECT_ID_VT1623:
2677 case ENCODER_OBJECT_ID_HDMI_SI1930:
2678 case ENCODER_OBJECT_ID_TRAVIS:
2679 case ENCODER_OBJECT_ID_NUTMEG:
2680 /* these are handled by the primary encoders */
2681 radeon_encoder->is_ext_encoder = true;
2682 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
2683 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_LVDS);
2684 else if (radeon_encoder->devices & (ATOM_DEVICE_CRT_SUPPORT))
2685 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_DAC);
2686 else
2687 drm_encoder_init(dev, encoder, &radeon_atom_enc_funcs, DRM_MODE_ENCODER_TMDS);
2688 drm_encoder_helper_add(encoder, &radeon_atom_ext_helper_funcs);
2689 break;
2690 }
2691}
Ubuntu Hirsute Linux kernel mirror