]>
Commit | Line | Data |
---|---|---|
0af62b01 AD |
1 | /* |
2 | * Copyright 2010 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Alex Deucher | |
23 | */ | |
24 | #include <linux/firmware.h> | |
0af62b01 | 25 | #include <linux/slab.h> |
e0cd3608 | 26 | #include <linux/module.h> |
760285e7 | 27 | #include <drm/drmP.h> |
0af62b01 AD |
28 | #include "radeon.h" |
29 | #include "radeon_asic.h" | |
760285e7 | 30 | #include <drm/radeon_drm.h> |
0af62b01 AD |
31 | #include "nid.h" |
32 | #include "atom.h" | |
33 | #include "ni_reg.h" | |
0c88a02e | 34 | #include "cayman_blit_shaders.h" |
138e4e16 | 35 | #include "radeon_ucode.h" |
2948f5e6 AD |
36 | #include "clearstate_cayman.h" |
37 | ||
1fd11777 | 38 | static const u32 tn_rlc_save_restore_register_list[] = |
2948f5e6 AD |
39 | { |
40 | 0x98fc, | |
41 | 0x98f0, | |
42 | 0x9834, | |
43 | 0x9838, | |
44 | 0x9870, | |
45 | 0x9874, | |
46 | 0x8a14, | |
47 | 0x8b24, | |
48 | 0x8bcc, | |
49 | 0x8b10, | |
50 | 0x8c30, | |
51 | 0x8d00, | |
52 | 0x8d04, | |
53 | 0x8c00, | |
54 | 0x8c04, | |
55 | 0x8c10, | |
56 | 0x8c14, | |
57 | 0x8d8c, | |
58 | 0x8cf0, | |
59 | 0x8e38, | |
60 | 0x9508, | |
61 | 0x9688, | |
62 | 0x9608, | |
63 | 0x960c, | |
64 | 0x9610, | |
65 | 0x9614, | |
66 | 0x88c4, | |
67 | 0x8978, | |
68 | 0x88d4, | |
69 | 0x900c, | |
70 | 0x9100, | |
71 | 0x913c, | |
72 | 0x90e8, | |
73 | 0x9354, | |
74 | 0xa008, | |
75 | 0x98f8, | |
76 | 0x9148, | |
77 | 0x914c, | |
78 | 0x3f94, | |
79 | 0x98f4, | |
80 | 0x9b7c, | |
81 | 0x3f8c, | |
82 | 0x8950, | |
83 | 0x8954, | |
84 | 0x8a18, | |
85 | 0x8b28, | |
86 | 0x9144, | |
87 | 0x3f90, | |
88 | 0x915c, | |
89 | 0x9160, | |
90 | 0x9178, | |
91 | 0x917c, | |
92 | 0x9180, | |
93 | 0x918c, | |
94 | 0x9190, | |
95 | 0x9194, | |
96 | 0x9198, | |
97 | 0x919c, | |
98 | 0x91a8, | |
99 | 0x91ac, | |
100 | 0x91b0, | |
101 | 0x91b4, | |
102 | 0x91b8, | |
103 | 0x91c4, | |
104 | 0x91c8, | |
105 | 0x91cc, | |
106 | 0x91d0, | |
107 | 0x91d4, | |
108 | 0x91e0, | |
109 | 0x91e4, | |
110 | 0x91ec, | |
111 | 0x91f0, | |
112 | 0x91f4, | |
113 | 0x9200, | |
114 | 0x9204, | |
115 | 0x929c, | |
116 | 0x8030, | |
117 | 0x9150, | |
118 | 0x9a60, | |
119 | 0x920c, | |
120 | 0x9210, | |
121 | 0x9228, | |
122 | 0x922c, | |
123 | 0x9244, | |
124 | 0x9248, | |
125 | 0x91e8, | |
126 | 0x9294, | |
127 | 0x9208, | |
128 | 0x9224, | |
129 | 0x9240, | |
130 | 0x9220, | |
131 | 0x923c, | |
132 | 0x9258, | |
133 | 0x9744, | |
134 | 0xa200, | |
135 | 0xa204, | |
136 | 0xa208, | |
137 | 0xa20c, | |
138 | 0x8d58, | |
139 | 0x9030, | |
140 | 0x9034, | |
141 | 0x9038, | |
142 | 0x903c, | |
143 | 0x9040, | |
144 | 0x9654, | |
145 | 0x897c, | |
146 | 0xa210, | |
147 | 0xa214, | |
148 | 0x9868, | |
149 | 0xa02c, | |
150 | 0x9664, | |
151 | 0x9698, | |
152 | 0x949c, | |
153 | 0x8e10, | |
154 | 0x8e18, | |
155 | 0x8c50, | |
156 | 0x8c58, | |
157 | 0x8c60, | |
158 | 0x8c68, | |
159 | 0x89b4, | |
160 | 0x9830, | |
161 | 0x802c, | |
162 | }; | |
0af62b01 | 163 | |
168757ea | 164 | extern bool evergreen_is_display_hung(struct radeon_device *rdev); |
187e3593 | 165 | extern void evergreen_print_gpu_status_regs(struct radeon_device *rdev); |
b9952a8a AD |
166 | extern void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save); |
167 | extern void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save); | |
168 | extern int evergreen_mc_wait_for_idle(struct radeon_device *rdev); | |
755d819e AD |
169 | extern void evergreen_mc_program(struct radeon_device *rdev); |
170 | extern void evergreen_irq_suspend(struct radeon_device *rdev); | |
171 | extern int evergreen_mc_init(struct radeon_device *rdev); | |
d054ac16 | 172 | extern void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev); |
b07759bf | 173 | extern void evergreen_pcie_gen2_enable(struct radeon_device *rdev); |
f52382d7 | 174 | extern void evergreen_program_aspm(struct radeon_device *rdev); |
2948f5e6 AD |
175 | extern void sumo_rlc_fini(struct radeon_device *rdev); |
176 | extern int sumo_rlc_init(struct radeon_device *rdev); | |
b5470b03 | 177 | extern void evergreen_gpu_pci_config_reset(struct radeon_device *rdev); |
b9952a8a | 178 | |
0af62b01 AD |
179 | /* Firmware Names */ |
180 | MODULE_FIRMWARE("radeon/BARTS_pfp.bin"); | |
181 | MODULE_FIRMWARE("radeon/BARTS_me.bin"); | |
182 | MODULE_FIRMWARE("radeon/BARTS_mc.bin"); | |
6596afd4 | 183 | MODULE_FIRMWARE("radeon/BARTS_smc.bin"); |
0af62b01 AD |
184 | MODULE_FIRMWARE("radeon/BTC_rlc.bin"); |
185 | MODULE_FIRMWARE("radeon/TURKS_pfp.bin"); | |
186 | MODULE_FIRMWARE("radeon/TURKS_me.bin"); | |
187 | MODULE_FIRMWARE("radeon/TURKS_mc.bin"); | |
6596afd4 | 188 | MODULE_FIRMWARE("radeon/TURKS_smc.bin"); |
0af62b01 AD |
189 | MODULE_FIRMWARE("radeon/CAICOS_pfp.bin"); |
190 | MODULE_FIRMWARE("radeon/CAICOS_me.bin"); | |
191 | MODULE_FIRMWARE("radeon/CAICOS_mc.bin"); | |
6596afd4 | 192 | MODULE_FIRMWARE("radeon/CAICOS_smc.bin"); |
9b8253ce AD |
193 | MODULE_FIRMWARE("radeon/CAYMAN_pfp.bin"); |
194 | MODULE_FIRMWARE("radeon/CAYMAN_me.bin"); | |
195 | MODULE_FIRMWARE("radeon/CAYMAN_mc.bin"); | |
196 | MODULE_FIRMWARE("radeon/CAYMAN_rlc.bin"); | |
69e0b57a | 197 | MODULE_FIRMWARE("radeon/CAYMAN_smc.bin"); |
c420c745 AD |
198 | MODULE_FIRMWARE("radeon/ARUBA_pfp.bin"); |
199 | MODULE_FIRMWARE("radeon/ARUBA_me.bin"); | |
200 | MODULE_FIRMWARE("radeon/ARUBA_rlc.bin"); | |
0af62b01 | 201 | |
a2c96a21 AD |
202 | |
203 | static const u32 cayman_golden_registers2[] = | |
204 | { | |
205 | 0x3e5c, 0xffffffff, 0x00000000, | |
206 | 0x3e48, 0xffffffff, 0x00000000, | |
207 | 0x3e4c, 0xffffffff, 0x00000000, | |
208 | 0x3e64, 0xffffffff, 0x00000000, | |
209 | 0x3e50, 0xffffffff, 0x00000000, | |
210 | 0x3e60, 0xffffffff, 0x00000000 | |
211 | }; | |
212 | ||
213 | static const u32 cayman_golden_registers[] = | |
214 | { | |
215 | 0x5eb4, 0xffffffff, 0x00000002, | |
216 | 0x5e78, 0x8f311ff1, 0x001000f0, | |
217 | 0x3f90, 0xffff0000, 0xff000000, | |
218 | 0x9148, 0xffff0000, 0xff000000, | |
219 | 0x3f94, 0xffff0000, 0xff000000, | |
220 | 0x914c, 0xffff0000, 0xff000000, | |
221 | 0xc78, 0x00000080, 0x00000080, | |
222 | 0xbd4, 0x70073777, 0x00011003, | |
223 | 0xd02c, 0xbfffff1f, 0x08421000, | |
224 | 0xd0b8, 0x73773777, 0x02011003, | |
225 | 0x5bc0, 0x00200000, 0x50100000, | |
226 | 0x98f8, 0x33773777, 0x02011003, | |
227 | 0x98fc, 0xffffffff, 0x76541032, | |
228 | 0x7030, 0x31000311, 0x00000011, | |
229 | 0x2f48, 0x33773777, 0x42010001, | |
230 | 0x6b28, 0x00000010, 0x00000012, | |
231 | 0x7728, 0x00000010, 0x00000012, | |
232 | 0x10328, 0x00000010, 0x00000012, | |
233 | 0x10f28, 0x00000010, 0x00000012, | |
234 | 0x11b28, 0x00000010, 0x00000012, | |
235 | 0x12728, 0x00000010, 0x00000012, | |
236 | 0x240c, 0x000007ff, 0x00000000, | |
237 | 0x8a14, 0xf000001f, 0x00000007, | |
238 | 0x8b24, 0x3fff3fff, 0x00ff0fff, | |
239 | 0x8b10, 0x0000ff0f, 0x00000000, | |
240 | 0x28a4c, 0x07ffffff, 0x06000000, | |
241 | 0x10c, 0x00000001, 0x00010003, | |
242 | 0xa02c, 0xffffffff, 0x0000009b, | |
243 | 0x913c, 0x0000010f, 0x01000100, | |
244 | 0x8c04, 0xf8ff00ff, 0x40600060, | |
245 | 0x28350, 0x00000f01, 0x00000000, | |
246 | 0x9508, 0x3700001f, 0x00000002, | |
247 | 0x960c, 0xffffffff, 0x54763210, | |
248 | 0x88c4, 0x001f3ae3, 0x00000082, | |
249 | 0x88d0, 0xffffffff, 0x0f40df40, | |
250 | 0x88d4, 0x0000001f, 0x00000010, | |
251 | 0x8974, 0xffffffff, 0x00000000 | |
252 | }; | |
253 | ||
254 | static const u32 dvst_golden_registers2[] = | |
255 | { | |
256 | 0x8f8, 0xffffffff, 0, | |
257 | 0x8fc, 0x00380000, 0, | |
258 | 0x8f8, 0xffffffff, 1, | |
259 | 0x8fc, 0x0e000000, 0 | |
260 | }; | |
261 | ||
262 | static const u32 dvst_golden_registers[] = | |
263 | { | |
264 | 0x690, 0x3fff3fff, 0x20c00033, | |
265 | 0x918c, 0x0fff0fff, 0x00010006, | |
266 | 0x91a8, 0x0fff0fff, 0x00010006, | |
267 | 0x9150, 0xffffdfff, 0x6e944040, | |
268 | 0x917c, 0x0fff0fff, 0x00030002, | |
269 | 0x9198, 0x0fff0fff, 0x00030002, | |
270 | 0x915c, 0x0fff0fff, 0x00010000, | |
271 | 0x3f90, 0xffff0001, 0xff000000, | |
272 | 0x9178, 0x0fff0fff, 0x00070000, | |
273 | 0x9194, 0x0fff0fff, 0x00070000, | |
274 | 0x9148, 0xffff0001, 0xff000000, | |
275 | 0x9190, 0x0fff0fff, 0x00090008, | |
276 | 0x91ac, 0x0fff0fff, 0x00090008, | |
277 | 0x3f94, 0xffff0000, 0xff000000, | |
278 | 0x914c, 0xffff0000, 0xff000000, | |
279 | 0x929c, 0x00000fff, 0x00000001, | |
280 | 0x55e4, 0xff607fff, 0xfc000100, | |
281 | 0x8a18, 0xff000fff, 0x00000100, | |
282 | 0x8b28, 0xff000fff, 0x00000100, | |
283 | 0x9144, 0xfffc0fff, 0x00000100, | |
284 | 0x6ed8, 0x00010101, 0x00010000, | |
285 | 0x9830, 0xffffffff, 0x00000000, | |
286 | 0x9834, 0xf00fffff, 0x00000400, | |
287 | 0x9838, 0xfffffffe, 0x00000000, | |
288 | 0xd0c0, 0xff000fff, 0x00000100, | |
289 | 0xd02c, 0xbfffff1f, 0x08421000, | |
290 | 0xd0b8, 0x73773777, 0x12010001, | |
291 | 0x5bb0, 0x000000f0, 0x00000070, | |
292 | 0x98f8, 0x73773777, 0x12010001, | |
293 | 0x98fc, 0xffffffff, 0x00000010, | |
294 | 0x9b7c, 0x00ff0000, 0x00fc0000, | |
295 | 0x8030, 0x00001f0f, 0x0000100a, | |
296 | 0x2f48, 0x73773777, 0x12010001, | |
297 | 0x2408, 0x00030000, 0x000c007f, | |
298 | 0x8a14, 0xf000003f, 0x00000007, | |
299 | 0x8b24, 0x3fff3fff, 0x00ff0fff, | |
300 | 0x8b10, 0x0000ff0f, 0x00000000, | |
301 | 0x28a4c, 0x07ffffff, 0x06000000, | |
302 | 0x4d8, 0x00000fff, 0x00000100, | |
303 | 0xa008, 0xffffffff, 0x00010000, | |
304 | 0x913c, 0xffff03ff, 0x01000100, | |
305 | 0x8c00, 0x000000ff, 0x00000003, | |
306 | 0x8c04, 0xf8ff00ff, 0x40600060, | |
307 | 0x8cf0, 0x1fff1fff, 0x08e00410, | |
308 | 0x28350, 0x00000f01, 0x00000000, | |
309 | 0x9508, 0xf700071f, 0x00000002, | |
310 | 0x960c, 0xffffffff, 0x54763210, | |
311 | 0x20ef8, 0x01ff01ff, 0x00000002, | |
312 | 0x20e98, 0xfffffbff, 0x00200000, | |
313 | 0x2015c, 0xffffffff, 0x00000f40, | |
314 | 0x88c4, 0x001f3ae3, 0x00000082, | |
315 | 0x8978, 0x3fffffff, 0x04050140, | |
316 | 0x88d4, 0x0000001f, 0x00000010, | |
317 | 0x8974, 0xffffffff, 0x00000000 | |
318 | }; | |
319 | ||
320 | static const u32 scrapper_golden_registers[] = | |
321 | { | |
322 | 0x690, 0x3fff3fff, 0x20c00033, | |
323 | 0x918c, 0x0fff0fff, 0x00010006, | |
324 | 0x918c, 0x0fff0fff, 0x00010006, | |
325 | 0x91a8, 0x0fff0fff, 0x00010006, | |
326 | 0x91a8, 0x0fff0fff, 0x00010006, | |
327 | 0x9150, 0xffffdfff, 0x6e944040, | |
328 | 0x9150, 0xffffdfff, 0x6e944040, | |
329 | 0x917c, 0x0fff0fff, 0x00030002, | |
330 | 0x917c, 0x0fff0fff, 0x00030002, | |
331 | 0x9198, 0x0fff0fff, 0x00030002, | |
332 | 0x9198, 0x0fff0fff, 0x00030002, | |
333 | 0x915c, 0x0fff0fff, 0x00010000, | |
334 | 0x915c, 0x0fff0fff, 0x00010000, | |
335 | 0x3f90, 0xffff0001, 0xff000000, | |
336 | 0x3f90, 0xffff0001, 0xff000000, | |
337 | 0x9178, 0x0fff0fff, 0x00070000, | |
338 | 0x9178, 0x0fff0fff, 0x00070000, | |
339 | 0x9194, 0x0fff0fff, 0x00070000, | |
340 | 0x9194, 0x0fff0fff, 0x00070000, | |
341 | 0x9148, 0xffff0001, 0xff000000, | |
342 | 0x9148, 0xffff0001, 0xff000000, | |
343 | 0x9190, 0x0fff0fff, 0x00090008, | |
344 | 0x9190, 0x0fff0fff, 0x00090008, | |
345 | 0x91ac, 0x0fff0fff, 0x00090008, | |
346 | 0x91ac, 0x0fff0fff, 0x00090008, | |
347 | 0x3f94, 0xffff0000, 0xff000000, | |
348 | 0x3f94, 0xffff0000, 0xff000000, | |
349 | 0x914c, 0xffff0000, 0xff000000, | |
350 | 0x914c, 0xffff0000, 0xff000000, | |
351 | 0x929c, 0x00000fff, 0x00000001, | |
352 | 0x929c, 0x00000fff, 0x00000001, | |
353 | 0x55e4, 0xff607fff, 0xfc000100, | |
354 | 0x8a18, 0xff000fff, 0x00000100, | |
355 | 0x8a18, 0xff000fff, 0x00000100, | |
356 | 0x8b28, 0xff000fff, 0x00000100, | |
357 | 0x8b28, 0xff000fff, 0x00000100, | |
358 | 0x9144, 0xfffc0fff, 0x00000100, | |
359 | 0x9144, 0xfffc0fff, 0x00000100, | |
360 | 0x6ed8, 0x00010101, 0x00010000, | |
361 | 0x9830, 0xffffffff, 0x00000000, | |
362 | 0x9830, 0xffffffff, 0x00000000, | |
363 | 0x9834, 0xf00fffff, 0x00000400, | |
364 | 0x9834, 0xf00fffff, 0x00000400, | |
365 | 0x9838, 0xfffffffe, 0x00000000, | |
366 | 0x9838, 0xfffffffe, 0x00000000, | |
367 | 0xd0c0, 0xff000fff, 0x00000100, | |
368 | 0xd02c, 0xbfffff1f, 0x08421000, | |
369 | 0xd02c, 0xbfffff1f, 0x08421000, | |
370 | 0xd0b8, 0x73773777, 0x12010001, | |
371 | 0xd0b8, 0x73773777, 0x12010001, | |
372 | 0x5bb0, 0x000000f0, 0x00000070, | |
373 | 0x98f8, 0x73773777, 0x12010001, | |
374 | 0x98f8, 0x73773777, 0x12010001, | |
375 | 0x98fc, 0xffffffff, 0x00000010, | |
376 | 0x98fc, 0xffffffff, 0x00000010, | |
377 | 0x9b7c, 0x00ff0000, 0x00fc0000, | |
378 | 0x9b7c, 0x00ff0000, 0x00fc0000, | |
379 | 0x8030, 0x00001f0f, 0x0000100a, | |
380 | 0x8030, 0x00001f0f, 0x0000100a, | |
381 | 0x2f48, 0x73773777, 0x12010001, | |
382 | 0x2f48, 0x73773777, 0x12010001, | |
383 | 0x2408, 0x00030000, 0x000c007f, | |
384 | 0x8a14, 0xf000003f, 0x00000007, | |
385 | 0x8a14, 0xf000003f, 0x00000007, | |
386 | 0x8b24, 0x3fff3fff, 0x00ff0fff, | |
387 | 0x8b24, 0x3fff3fff, 0x00ff0fff, | |
388 | 0x8b10, 0x0000ff0f, 0x00000000, | |
389 | 0x8b10, 0x0000ff0f, 0x00000000, | |
390 | 0x28a4c, 0x07ffffff, 0x06000000, | |
391 | 0x28a4c, 0x07ffffff, 0x06000000, | |
392 | 0x4d8, 0x00000fff, 0x00000100, | |
393 | 0x4d8, 0x00000fff, 0x00000100, | |
394 | 0xa008, 0xffffffff, 0x00010000, | |
395 | 0xa008, 0xffffffff, 0x00010000, | |
396 | 0x913c, 0xffff03ff, 0x01000100, | |
397 | 0x913c, 0xffff03ff, 0x01000100, | |
398 | 0x90e8, 0x001fffff, 0x010400c0, | |
399 | 0x8c00, 0x000000ff, 0x00000003, | |
400 | 0x8c00, 0x000000ff, 0x00000003, | |
401 | 0x8c04, 0xf8ff00ff, 0x40600060, | |
402 | 0x8c04, 0xf8ff00ff, 0x40600060, | |
403 | 0x8c30, 0x0000000f, 0x00040005, | |
404 | 0x8cf0, 0x1fff1fff, 0x08e00410, | |
405 | 0x8cf0, 0x1fff1fff, 0x08e00410, | |
406 | 0x900c, 0x00ffffff, 0x0017071f, | |
407 | 0x28350, 0x00000f01, 0x00000000, | |
408 | 0x28350, 0x00000f01, 0x00000000, | |
409 | 0x9508, 0xf700071f, 0x00000002, | |
410 | 0x9508, 0xf700071f, 0x00000002, | |
411 | 0x9688, 0x00300000, 0x0017000f, | |
412 | 0x960c, 0xffffffff, 0x54763210, | |
413 | 0x960c, 0xffffffff, 0x54763210, | |
414 | 0x20ef8, 0x01ff01ff, 0x00000002, | |
415 | 0x20e98, 0xfffffbff, 0x00200000, | |
416 | 0x2015c, 0xffffffff, 0x00000f40, | |
417 | 0x88c4, 0x001f3ae3, 0x00000082, | |
418 | 0x88c4, 0x001f3ae3, 0x00000082, | |
419 | 0x8978, 0x3fffffff, 0x04050140, | |
420 | 0x8978, 0x3fffffff, 0x04050140, | |
421 | 0x88d4, 0x0000001f, 0x00000010, | |
422 | 0x88d4, 0x0000001f, 0x00000010, | |
423 | 0x8974, 0xffffffff, 0x00000000, | |
424 | 0x8974, 0xffffffff, 0x00000000 | |
425 | }; | |
426 | ||
427 | static void ni_init_golden_registers(struct radeon_device *rdev) | |
428 | { | |
429 | switch (rdev->family) { | |
430 | case CHIP_CAYMAN: | |
431 | radeon_program_register_sequence(rdev, | |
432 | cayman_golden_registers, | |
433 | (const u32)ARRAY_SIZE(cayman_golden_registers)); | |
434 | radeon_program_register_sequence(rdev, | |
435 | cayman_golden_registers2, | |
436 | (const u32)ARRAY_SIZE(cayman_golden_registers2)); | |
437 | break; | |
438 | case CHIP_ARUBA: | |
439 | if ((rdev->pdev->device == 0x9900) || | |
440 | (rdev->pdev->device == 0x9901) || | |
441 | (rdev->pdev->device == 0x9903) || | |
442 | (rdev->pdev->device == 0x9904) || | |
443 | (rdev->pdev->device == 0x9905) || | |
444 | (rdev->pdev->device == 0x9906) || | |
445 | (rdev->pdev->device == 0x9907) || | |
446 | (rdev->pdev->device == 0x9908) || | |
447 | (rdev->pdev->device == 0x9909) || | |
448 | (rdev->pdev->device == 0x990A) || | |
449 | (rdev->pdev->device == 0x990B) || | |
450 | (rdev->pdev->device == 0x990C) || | |
451 | (rdev->pdev->device == 0x990D) || | |
452 | (rdev->pdev->device == 0x990E) || | |
453 | (rdev->pdev->device == 0x990F) || | |
454 | (rdev->pdev->device == 0x9910) || | |
455 | (rdev->pdev->device == 0x9913) || | |
456 | (rdev->pdev->device == 0x9917) || | |
457 | (rdev->pdev->device == 0x9918)) { | |
458 | radeon_program_register_sequence(rdev, | |
459 | dvst_golden_registers, | |
460 | (const u32)ARRAY_SIZE(dvst_golden_registers)); | |
461 | radeon_program_register_sequence(rdev, | |
462 | dvst_golden_registers2, | |
463 | (const u32)ARRAY_SIZE(dvst_golden_registers2)); | |
464 | } else { | |
465 | radeon_program_register_sequence(rdev, | |
466 | scrapper_golden_registers, | |
467 | (const u32)ARRAY_SIZE(scrapper_golden_registers)); | |
468 | radeon_program_register_sequence(rdev, | |
469 | dvst_golden_registers2, | |
470 | (const u32)ARRAY_SIZE(dvst_golden_registers2)); | |
471 | } | |
472 | break; | |
473 | default: | |
474 | break; | |
475 | } | |
476 | } | |
477 | ||
0af62b01 AD |
478 | #define BTC_IO_MC_REGS_SIZE 29 |
479 | ||
480 | static const u32 barts_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = { | |
481 | {0x00000077, 0xff010100}, | |
482 | {0x00000078, 0x00000000}, | |
483 | {0x00000079, 0x00001434}, | |
484 | {0x0000007a, 0xcc08ec08}, | |
485 | {0x0000007b, 0x00040000}, | |
486 | {0x0000007c, 0x000080c0}, | |
487 | {0x0000007d, 0x09000000}, | |
488 | {0x0000007e, 0x00210404}, | |
489 | {0x00000081, 0x08a8e800}, | |
490 | {0x00000082, 0x00030444}, | |
491 | {0x00000083, 0x00000000}, | |
492 | {0x00000085, 0x00000001}, | |
493 | {0x00000086, 0x00000002}, | |
494 | {0x00000087, 0x48490000}, | |
495 | {0x00000088, 0x20244647}, | |
496 | {0x00000089, 0x00000005}, | |
497 | {0x0000008b, 0x66030000}, | |
498 | {0x0000008c, 0x00006603}, | |
499 | {0x0000008d, 0x00000100}, | |
500 | {0x0000008f, 0x00001c0a}, | |
501 | {0x00000090, 0xff000001}, | |
502 | {0x00000094, 0x00101101}, | |
503 | {0x00000095, 0x00000fff}, | |
504 | {0x00000096, 0x00116fff}, | |
505 | {0x00000097, 0x60010000}, | |
506 | {0x00000098, 0x10010000}, | |
507 | {0x00000099, 0x00006000}, | |
508 | {0x0000009a, 0x00001000}, | |
509 | {0x0000009f, 0x00946a00} | |
510 | }; | |
511 | ||
512 | static const u32 turks_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = { | |
513 | {0x00000077, 0xff010100}, | |
514 | {0x00000078, 0x00000000}, | |
515 | {0x00000079, 0x00001434}, | |
516 | {0x0000007a, 0xcc08ec08}, | |
517 | {0x0000007b, 0x00040000}, | |
518 | {0x0000007c, 0x000080c0}, | |
519 | {0x0000007d, 0x09000000}, | |
520 | {0x0000007e, 0x00210404}, | |
521 | {0x00000081, 0x08a8e800}, | |
522 | {0x00000082, 0x00030444}, | |
523 | {0x00000083, 0x00000000}, | |
524 | {0x00000085, 0x00000001}, | |
525 | {0x00000086, 0x00000002}, | |
526 | {0x00000087, 0x48490000}, | |
527 | {0x00000088, 0x20244647}, | |
528 | {0x00000089, 0x00000005}, | |
529 | {0x0000008b, 0x66030000}, | |
530 | {0x0000008c, 0x00006603}, | |
531 | {0x0000008d, 0x00000100}, | |
532 | {0x0000008f, 0x00001c0a}, | |
533 | {0x00000090, 0xff000001}, | |
534 | {0x00000094, 0x00101101}, | |
535 | {0x00000095, 0x00000fff}, | |
536 | {0x00000096, 0x00116fff}, | |
537 | {0x00000097, 0x60010000}, | |
538 | {0x00000098, 0x10010000}, | |
539 | {0x00000099, 0x00006000}, | |
540 | {0x0000009a, 0x00001000}, | |
541 | {0x0000009f, 0x00936a00} | |
542 | }; | |
543 | ||
544 | static const u32 caicos_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = { | |
545 | {0x00000077, 0xff010100}, | |
546 | {0x00000078, 0x00000000}, | |
547 | {0x00000079, 0x00001434}, | |
548 | {0x0000007a, 0xcc08ec08}, | |
549 | {0x0000007b, 0x00040000}, | |
550 | {0x0000007c, 0x000080c0}, | |
551 | {0x0000007d, 0x09000000}, | |
552 | {0x0000007e, 0x00210404}, | |
553 | {0x00000081, 0x08a8e800}, | |
554 | {0x00000082, 0x00030444}, | |
555 | {0x00000083, 0x00000000}, | |
556 | {0x00000085, 0x00000001}, | |
557 | {0x00000086, 0x00000002}, | |
558 | {0x00000087, 0x48490000}, | |
559 | {0x00000088, 0x20244647}, | |
560 | {0x00000089, 0x00000005}, | |
561 | {0x0000008b, 0x66030000}, | |
562 | {0x0000008c, 0x00006603}, | |
563 | {0x0000008d, 0x00000100}, | |
564 | {0x0000008f, 0x00001c0a}, | |
565 | {0x00000090, 0xff000001}, | |
566 | {0x00000094, 0x00101101}, | |
567 | {0x00000095, 0x00000fff}, | |
568 | {0x00000096, 0x00116fff}, | |
569 | {0x00000097, 0x60010000}, | |
570 | {0x00000098, 0x10010000}, | |
571 | {0x00000099, 0x00006000}, | |
572 | {0x0000009a, 0x00001000}, | |
573 | {0x0000009f, 0x00916a00} | |
574 | }; | |
575 | ||
9b8253ce AD |
576 | static const u32 cayman_io_mc_regs[BTC_IO_MC_REGS_SIZE][2] = { |
577 | {0x00000077, 0xff010100}, | |
578 | {0x00000078, 0x00000000}, | |
579 | {0x00000079, 0x00001434}, | |
580 | {0x0000007a, 0xcc08ec08}, | |
581 | {0x0000007b, 0x00040000}, | |
582 | {0x0000007c, 0x000080c0}, | |
583 | {0x0000007d, 0x09000000}, | |
584 | {0x0000007e, 0x00210404}, | |
585 | {0x00000081, 0x08a8e800}, | |
586 | {0x00000082, 0x00030444}, | |
587 | {0x00000083, 0x00000000}, | |
588 | {0x00000085, 0x00000001}, | |
589 | {0x00000086, 0x00000002}, | |
590 | {0x00000087, 0x48490000}, | |
591 | {0x00000088, 0x20244647}, | |
592 | {0x00000089, 0x00000005}, | |
593 | {0x0000008b, 0x66030000}, | |
594 | {0x0000008c, 0x00006603}, | |
595 | {0x0000008d, 0x00000100}, | |
596 | {0x0000008f, 0x00001c0a}, | |
597 | {0x00000090, 0xff000001}, | |
598 | {0x00000094, 0x00101101}, | |
599 | {0x00000095, 0x00000fff}, | |
600 | {0x00000096, 0x00116fff}, | |
601 | {0x00000097, 0x60010000}, | |
602 | {0x00000098, 0x10010000}, | |
603 | {0x00000099, 0x00006000}, | |
604 | {0x0000009a, 0x00001000}, | |
605 | {0x0000009f, 0x00976b00} | |
606 | }; | |
607 | ||
755d819e | 608 | int ni_mc_load_microcode(struct radeon_device *rdev) |
0af62b01 AD |
609 | { |
610 | const __be32 *fw_data; | |
611 | u32 mem_type, running, blackout = 0; | |
612 | u32 *io_mc_regs; | |
9b8253ce | 613 | int i, ucode_size, regs_size; |
0af62b01 AD |
614 | |
615 | if (!rdev->mc_fw) | |
616 | return -EINVAL; | |
617 | ||
618 | switch (rdev->family) { | |
619 | case CHIP_BARTS: | |
620 | io_mc_regs = (u32 *)&barts_io_mc_regs; | |
9b8253ce AD |
621 | ucode_size = BTC_MC_UCODE_SIZE; |
622 | regs_size = BTC_IO_MC_REGS_SIZE; | |
0af62b01 AD |
623 | break; |
624 | case CHIP_TURKS: | |
625 | io_mc_regs = (u32 *)&turks_io_mc_regs; | |
9b8253ce AD |
626 | ucode_size = BTC_MC_UCODE_SIZE; |
627 | regs_size = BTC_IO_MC_REGS_SIZE; | |
0af62b01 AD |
628 | break; |
629 | case CHIP_CAICOS: | |
630 | default: | |
631 | io_mc_regs = (u32 *)&caicos_io_mc_regs; | |
9b8253ce AD |
632 | ucode_size = BTC_MC_UCODE_SIZE; |
633 | regs_size = BTC_IO_MC_REGS_SIZE; | |
634 | break; | |
635 | case CHIP_CAYMAN: | |
636 | io_mc_regs = (u32 *)&cayman_io_mc_regs; | |
637 | ucode_size = CAYMAN_MC_UCODE_SIZE; | |
638 | regs_size = BTC_IO_MC_REGS_SIZE; | |
0af62b01 AD |
639 | break; |
640 | } | |
641 | ||
642 | mem_type = (RREG32(MC_SEQ_MISC0) & MC_SEQ_MISC0_GDDR5_MASK) >> MC_SEQ_MISC0_GDDR5_SHIFT; | |
643 | running = RREG32(MC_SEQ_SUP_CNTL) & RUN_MASK; | |
644 | ||
645 | if ((mem_type == MC_SEQ_MISC0_GDDR5_VALUE) && (running == 0)) { | |
646 | if (running) { | |
647 | blackout = RREG32(MC_SHARED_BLACKOUT_CNTL); | |
648 | WREG32(MC_SHARED_BLACKOUT_CNTL, 1); | |
649 | } | |
650 | ||
651 | /* reset the engine and set to writable */ | |
652 | WREG32(MC_SEQ_SUP_CNTL, 0x00000008); | |
653 | WREG32(MC_SEQ_SUP_CNTL, 0x00000010); | |
654 | ||
655 | /* load mc io regs */ | |
9b8253ce | 656 | for (i = 0; i < regs_size; i++) { |
0af62b01 AD |
657 | WREG32(MC_SEQ_IO_DEBUG_INDEX, io_mc_regs[(i << 1)]); |
658 | WREG32(MC_SEQ_IO_DEBUG_DATA, io_mc_regs[(i << 1) + 1]); | |
659 | } | |
660 | /* load the MC ucode */ | |
661 | fw_data = (const __be32 *)rdev->mc_fw->data; | |
9b8253ce | 662 | for (i = 0; i < ucode_size; i++) |
0af62b01 AD |
663 | WREG32(MC_SEQ_SUP_PGM, be32_to_cpup(fw_data++)); |
664 | ||
665 | /* put the engine back into the active state */ | |
666 | WREG32(MC_SEQ_SUP_CNTL, 0x00000008); | |
667 | WREG32(MC_SEQ_SUP_CNTL, 0x00000004); | |
668 | WREG32(MC_SEQ_SUP_CNTL, 0x00000001); | |
669 | ||
670 | /* wait for training to complete */ | |
0e2c978e AD |
671 | for (i = 0; i < rdev->usec_timeout; i++) { |
672 | if (RREG32(MC_IO_PAD_CNTL_D0) & MEM_FALL_OUT_CMD) | |
673 | break; | |
674 | udelay(1); | |
675 | } | |
0af62b01 AD |
676 | |
677 | if (running) | |
678 | WREG32(MC_SHARED_BLACKOUT_CNTL, blackout); | |
679 | } | |
680 | ||
681 | return 0; | |
682 | } | |
683 | ||
684 | int ni_init_microcode(struct radeon_device *rdev) | |
685 | { | |
0af62b01 AD |
686 | const char *chip_name; |
687 | const char *rlc_chip_name; | |
688 | size_t pfp_req_size, me_req_size, rlc_req_size, mc_req_size; | |
6596afd4 | 689 | size_t smc_req_size = 0; |
0af62b01 AD |
690 | char fw_name[30]; |
691 | int err; | |
692 | ||
693 | DRM_DEBUG("\n"); | |
694 | ||
0af62b01 AD |
695 | switch (rdev->family) { |
696 | case CHIP_BARTS: | |
697 | chip_name = "BARTS"; | |
698 | rlc_chip_name = "BTC"; | |
9b8253ce AD |
699 | pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4; |
700 | me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4; | |
701 | rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4; | |
702 | mc_req_size = BTC_MC_UCODE_SIZE * 4; | |
6596afd4 | 703 | smc_req_size = ALIGN(BARTS_SMC_UCODE_SIZE, 4); |
0af62b01 AD |
704 | break; |
705 | case CHIP_TURKS: | |
706 | chip_name = "TURKS"; | |
707 | rlc_chip_name = "BTC"; | |
9b8253ce AD |
708 | pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4; |
709 | me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4; | |
710 | rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4; | |
711 | mc_req_size = BTC_MC_UCODE_SIZE * 4; | |
6596afd4 | 712 | smc_req_size = ALIGN(TURKS_SMC_UCODE_SIZE, 4); |
0af62b01 AD |
713 | break; |
714 | case CHIP_CAICOS: | |
715 | chip_name = "CAICOS"; | |
716 | rlc_chip_name = "BTC"; | |
9b8253ce AD |
717 | pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4; |
718 | me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4; | |
719 | rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4; | |
720 | mc_req_size = BTC_MC_UCODE_SIZE * 4; | |
6596afd4 | 721 | smc_req_size = ALIGN(CAICOS_SMC_UCODE_SIZE, 4); |
9b8253ce AD |
722 | break; |
723 | case CHIP_CAYMAN: | |
724 | chip_name = "CAYMAN"; | |
725 | rlc_chip_name = "CAYMAN"; | |
726 | pfp_req_size = CAYMAN_PFP_UCODE_SIZE * 4; | |
727 | me_req_size = CAYMAN_PM4_UCODE_SIZE * 4; | |
728 | rlc_req_size = CAYMAN_RLC_UCODE_SIZE * 4; | |
729 | mc_req_size = CAYMAN_MC_UCODE_SIZE * 4; | |
69e0b57a | 730 | smc_req_size = ALIGN(CAYMAN_SMC_UCODE_SIZE, 4); |
0af62b01 | 731 | break; |
c420c745 AD |
732 | case CHIP_ARUBA: |
733 | chip_name = "ARUBA"; | |
734 | rlc_chip_name = "ARUBA"; | |
735 | /* pfp/me same size as CAYMAN */ | |
736 | pfp_req_size = CAYMAN_PFP_UCODE_SIZE * 4; | |
737 | me_req_size = CAYMAN_PM4_UCODE_SIZE * 4; | |
738 | rlc_req_size = ARUBA_RLC_UCODE_SIZE * 4; | |
739 | mc_req_size = 0; | |
740 | break; | |
0af62b01 AD |
741 | default: BUG(); |
742 | } | |
743 | ||
0af62b01 AD |
744 | DRM_INFO("Loading %s Microcode\n", chip_name); |
745 | ||
746 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_pfp.bin", chip_name); | |
0a168933 | 747 | err = request_firmware(&rdev->pfp_fw, fw_name, rdev->dev); |
0af62b01 AD |
748 | if (err) |
749 | goto out; | |
750 | if (rdev->pfp_fw->size != pfp_req_size) { | |
751 | printk(KERN_ERR | |
752 | "ni_cp: Bogus length %zu in firmware \"%s\"\n", | |
753 | rdev->pfp_fw->size, fw_name); | |
754 | err = -EINVAL; | |
755 | goto out; | |
756 | } | |
757 | ||
758 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_me.bin", chip_name); | |
0a168933 | 759 | err = request_firmware(&rdev->me_fw, fw_name, rdev->dev); |
0af62b01 AD |
760 | if (err) |
761 | goto out; | |
762 | if (rdev->me_fw->size != me_req_size) { | |
763 | printk(KERN_ERR | |
764 | "ni_cp: Bogus length %zu in firmware \"%s\"\n", | |
765 | rdev->me_fw->size, fw_name); | |
766 | err = -EINVAL; | |
767 | } | |
768 | ||
769 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_rlc.bin", rlc_chip_name); | |
0a168933 | 770 | err = request_firmware(&rdev->rlc_fw, fw_name, rdev->dev); |
0af62b01 AD |
771 | if (err) |
772 | goto out; | |
773 | if (rdev->rlc_fw->size != rlc_req_size) { | |
774 | printk(KERN_ERR | |
775 | "ni_rlc: Bogus length %zu in firmware \"%s\"\n", | |
776 | rdev->rlc_fw->size, fw_name); | |
777 | err = -EINVAL; | |
778 | } | |
779 | ||
c420c745 AD |
780 | /* no MC ucode on TN */ |
781 | if (!(rdev->flags & RADEON_IS_IGP)) { | |
782 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_mc.bin", chip_name); | |
0a168933 | 783 | err = request_firmware(&rdev->mc_fw, fw_name, rdev->dev); |
c420c745 AD |
784 | if (err) |
785 | goto out; | |
786 | if (rdev->mc_fw->size != mc_req_size) { | |
787 | printk(KERN_ERR | |
788 | "ni_mc: Bogus length %zu in firmware \"%s\"\n", | |
789 | rdev->mc_fw->size, fw_name); | |
790 | err = -EINVAL; | |
791 | } | |
0af62b01 | 792 | } |
6596afd4 | 793 | |
69e0b57a | 794 | if ((rdev->family >= CHIP_BARTS) && (rdev->family <= CHIP_CAYMAN)) { |
6596afd4 | 795 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_smc.bin", chip_name); |
0a168933 | 796 | err = request_firmware(&rdev->smc_fw, fw_name, rdev->dev); |
8a53fa23 AD |
797 | if (err) { |
798 | printk(KERN_ERR | |
799 | "smc: error loading firmware \"%s\"\n", | |
800 | fw_name); | |
801 | release_firmware(rdev->smc_fw); | |
802 | rdev->smc_fw = NULL; | |
d8367112 | 803 | err = 0; |
8a53fa23 | 804 | } else if (rdev->smc_fw->size != smc_req_size) { |
6596afd4 AD |
805 | printk(KERN_ERR |
806 | "ni_mc: Bogus length %zu in firmware \"%s\"\n", | |
807 | rdev->mc_fw->size, fw_name); | |
808 | err = -EINVAL; | |
809 | } | |
810 | } | |
811 | ||
0af62b01 | 812 | out: |
0af62b01 AD |
813 | if (err) { |
814 | if (err != -EINVAL) | |
815 | printk(KERN_ERR | |
816 | "ni_cp: Failed to load firmware \"%s\"\n", | |
817 | fw_name); | |
818 | release_firmware(rdev->pfp_fw); | |
819 | rdev->pfp_fw = NULL; | |
820 | release_firmware(rdev->me_fw); | |
821 | rdev->me_fw = NULL; | |
822 | release_firmware(rdev->rlc_fw); | |
823 | rdev->rlc_fw = NULL; | |
824 | release_firmware(rdev->mc_fw); | |
825 | rdev->mc_fw = NULL; | |
826 | } | |
827 | return err; | |
828 | } | |
829 | ||
29a15221 AD |
830 | int tn_get_temp(struct radeon_device *rdev) |
831 | { | |
832 | u32 temp = RREG32_SMC(TN_CURRENT_GNB_TEMP) & 0x7ff; | |
833 | int actual_temp = (temp / 8) - 49; | |
834 | ||
835 | return actual_temp * 1000; | |
836 | } | |
837 | ||
fecf1d07 AD |
838 | /* |
839 | * Core functions | |
840 | */ | |
fecf1d07 AD |
841 | static void cayman_gpu_init(struct radeon_device *rdev) |
842 | { | |
fecf1d07 AD |
843 | u32 gb_addr_config = 0; |
844 | u32 mc_shared_chmap, mc_arb_ramcfg; | |
fecf1d07 AD |
845 | u32 cgts_tcc_disable; |
846 | u32 sx_debug_1; | |
847 | u32 smx_dc_ctl0; | |
fecf1d07 AD |
848 | u32 cgts_sm_ctrl_reg; |
849 | u32 hdp_host_path_cntl; | |
850 | u32 tmp; | |
416a2bd2 | 851 | u32 disabled_rb_mask; |
fecf1d07 AD |
852 | int i, j; |
853 | ||
854 | switch (rdev->family) { | |
855 | case CHIP_CAYMAN: | |
fecf1d07 AD |
856 | rdev->config.cayman.max_shader_engines = 2; |
857 | rdev->config.cayman.max_pipes_per_simd = 4; | |
858 | rdev->config.cayman.max_tile_pipes = 8; | |
859 | rdev->config.cayman.max_simds_per_se = 12; | |
860 | rdev->config.cayman.max_backends_per_se = 4; | |
861 | rdev->config.cayman.max_texture_channel_caches = 8; | |
862 | rdev->config.cayman.max_gprs = 256; | |
863 | rdev->config.cayman.max_threads = 256; | |
864 | rdev->config.cayman.max_gs_threads = 32; | |
865 | rdev->config.cayman.max_stack_entries = 512; | |
866 | rdev->config.cayman.sx_num_of_sets = 8; | |
867 | rdev->config.cayman.sx_max_export_size = 256; | |
868 | rdev->config.cayman.sx_max_export_pos_size = 64; | |
869 | rdev->config.cayman.sx_max_export_smx_size = 192; | |
870 | rdev->config.cayman.max_hw_contexts = 8; | |
871 | rdev->config.cayman.sq_num_cf_insts = 2; | |
872 | ||
873 | rdev->config.cayman.sc_prim_fifo_size = 0x100; | |
874 | rdev->config.cayman.sc_hiz_tile_fifo_size = 0x30; | |
875 | rdev->config.cayman.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 876 | gb_addr_config = CAYMAN_GB_ADDR_CONFIG_GOLDEN; |
fecf1d07 | 877 | break; |
7b76e479 AD |
878 | case CHIP_ARUBA: |
879 | default: | |
880 | rdev->config.cayman.max_shader_engines = 1; | |
881 | rdev->config.cayman.max_pipes_per_simd = 4; | |
882 | rdev->config.cayman.max_tile_pipes = 2; | |
883 | if ((rdev->pdev->device == 0x9900) || | |
d430f7db AD |
884 | (rdev->pdev->device == 0x9901) || |
885 | (rdev->pdev->device == 0x9905) || | |
886 | (rdev->pdev->device == 0x9906) || | |
887 | (rdev->pdev->device == 0x9907) || | |
888 | (rdev->pdev->device == 0x9908) || | |
889 | (rdev->pdev->device == 0x9909) || | |
e4d17063 AD |
890 | (rdev->pdev->device == 0x990B) || |
891 | (rdev->pdev->device == 0x990C) || | |
892 | (rdev->pdev->device == 0x990F) || | |
d430f7db | 893 | (rdev->pdev->device == 0x9910) || |
e4d17063 | 894 | (rdev->pdev->device == 0x9917) || |
62d1f92e AD |
895 | (rdev->pdev->device == 0x9999) || |
896 | (rdev->pdev->device == 0x999C)) { | |
7b76e479 AD |
897 | rdev->config.cayman.max_simds_per_se = 6; |
898 | rdev->config.cayman.max_backends_per_se = 2; | |
e2f6c88f AD |
899 | rdev->config.cayman.max_hw_contexts = 8; |
900 | rdev->config.cayman.sx_max_export_size = 256; | |
901 | rdev->config.cayman.sx_max_export_pos_size = 64; | |
902 | rdev->config.cayman.sx_max_export_smx_size = 192; | |
7b76e479 | 903 | } else if ((rdev->pdev->device == 0x9903) || |
d430f7db AD |
904 | (rdev->pdev->device == 0x9904) || |
905 | (rdev->pdev->device == 0x990A) || | |
e4d17063 AD |
906 | (rdev->pdev->device == 0x990D) || |
907 | (rdev->pdev->device == 0x990E) || | |
d430f7db | 908 | (rdev->pdev->device == 0x9913) || |
62d1f92e AD |
909 | (rdev->pdev->device == 0x9918) || |
910 | (rdev->pdev->device == 0x999D)) { | |
7b76e479 AD |
911 | rdev->config.cayman.max_simds_per_se = 4; |
912 | rdev->config.cayman.max_backends_per_se = 2; | |
e2f6c88f AD |
913 | rdev->config.cayman.max_hw_contexts = 8; |
914 | rdev->config.cayman.sx_max_export_size = 256; | |
915 | rdev->config.cayman.sx_max_export_pos_size = 64; | |
916 | rdev->config.cayman.sx_max_export_smx_size = 192; | |
d430f7db AD |
917 | } else if ((rdev->pdev->device == 0x9919) || |
918 | (rdev->pdev->device == 0x9990) || | |
919 | (rdev->pdev->device == 0x9991) || | |
920 | (rdev->pdev->device == 0x9994) || | |
e4d17063 AD |
921 | (rdev->pdev->device == 0x9995) || |
922 | (rdev->pdev->device == 0x9996) || | |
923 | (rdev->pdev->device == 0x999A) || | |
d430f7db | 924 | (rdev->pdev->device == 0x99A0)) { |
7b76e479 AD |
925 | rdev->config.cayman.max_simds_per_se = 3; |
926 | rdev->config.cayman.max_backends_per_se = 1; | |
e2f6c88f AD |
927 | rdev->config.cayman.max_hw_contexts = 4; |
928 | rdev->config.cayman.sx_max_export_size = 128; | |
929 | rdev->config.cayman.sx_max_export_pos_size = 32; | |
930 | rdev->config.cayman.sx_max_export_smx_size = 96; | |
7b76e479 AD |
931 | } else { |
932 | rdev->config.cayman.max_simds_per_se = 2; | |
933 | rdev->config.cayman.max_backends_per_se = 1; | |
e2f6c88f AD |
934 | rdev->config.cayman.max_hw_contexts = 4; |
935 | rdev->config.cayman.sx_max_export_size = 128; | |
936 | rdev->config.cayman.sx_max_export_pos_size = 32; | |
937 | rdev->config.cayman.sx_max_export_smx_size = 96; | |
7b76e479 AD |
938 | } |
939 | rdev->config.cayman.max_texture_channel_caches = 2; | |
940 | rdev->config.cayman.max_gprs = 256; | |
941 | rdev->config.cayman.max_threads = 256; | |
942 | rdev->config.cayman.max_gs_threads = 32; | |
943 | rdev->config.cayman.max_stack_entries = 512; | |
944 | rdev->config.cayman.sx_num_of_sets = 8; | |
7b76e479 AD |
945 | rdev->config.cayman.sq_num_cf_insts = 2; |
946 | ||
947 | rdev->config.cayman.sc_prim_fifo_size = 0x40; | |
948 | rdev->config.cayman.sc_hiz_tile_fifo_size = 0x30; | |
949 | rdev->config.cayman.sc_earlyz_tile_fifo_size = 0x130; | |
416a2bd2 | 950 | gb_addr_config = ARUBA_GB_ADDR_CONFIG_GOLDEN; |
7b76e479 | 951 | break; |
fecf1d07 AD |
952 | } |
953 | ||
954 | /* Initialize HDP */ | |
955 | for (i = 0, j = 0; i < 32; i++, j += 0x18) { | |
956 | WREG32((0x2c14 + j), 0x00000000); | |
957 | WREG32((0x2c18 + j), 0x00000000); | |
958 | WREG32((0x2c1c + j), 0x00000000); | |
959 | WREG32((0x2c20 + j), 0x00000000); | |
960 | WREG32((0x2c24 + j), 0x00000000); | |
961 | } | |
962 | ||
963 | WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff)); | |
964 | ||
d054ac16 AD |
965 | evergreen_fix_pci_max_read_req_size(rdev); |
966 | ||
fecf1d07 AD |
967 | mc_shared_chmap = RREG32(MC_SHARED_CHMAP); |
968 | mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG); | |
969 | ||
fecf1d07 AD |
970 | tmp = (mc_arb_ramcfg & NOOFCOLS_MASK) >> NOOFCOLS_SHIFT; |
971 | rdev->config.cayman.mem_row_size_in_kb = (4 * (1 << (8 + tmp))) / 1024; | |
972 | if (rdev->config.cayman.mem_row_size_in_kb > 4) | |
973 | rdev->config.cayman.mem_row_size_in_kb = 4; | |
974 | /* XXX use MC settings? */ | |
975 | rdev->config.cayman.shader_engine_tile_size = 32; | |
976 | rdev->config.cayman.num_gpus = 1; | |
977 | rdev->config.cayman.multi_gpu_tile_size = 64; | |
978 | ||
fecf1d07 AD |
979 | tmp = (gb_addr_config & NUM_PIPES_MASK) >> NUM_PIPES_SHIFT; |
980 | rdev->config.cayman.num_tile_pipes = (1 << tmp); | |
981 | tmp = (gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT; | |
982 | rdev->config.cayman.mem_max_burst_length_bytes = (tmp + 1) * 256; | |
983 | tmp = (gb_addr_config & NUM_SHADER_ENGINES_MASK) >> NUM_SHADER_ENGINES_SHIFT; | |
984 | rdev->config.cayman.num_shader_engines = tmp + 1; | |
985 | tmp = (gb_addr_config & NUM_GPUS_MASK) >> NUM_GPUS_SHIFT; | |
986 | rdev->config.cayman.num_gpus = tmp + 1; | |
987 | tmp = (gb_addr_config & MULTI_GPU_TILE_SIZE_MASK) >> MULTI_GPU_TILE_SIZE_SHIFT; | |
988 | rdev->config.cayman.multi_gpu_tile_size = 1 << tmp; | |
989 | tmp = (gb_addr_config & ROW_SIZE_MASK) >> ROW_SIZE_SHIFT; | |
990 | rdev->config.cayman.mem_row_size_in_kb = 1 << tmp; | |
991 | ||
416a2bd2 | 992 | |
fecf1d07 AD |
993 | /* setup tiling info dword. gb_addr_config is not adequate since it does |
994 | * not have bank info, so create a custom tiling dword. | |
995 | * bits 3:0 num_pipes | |
996 | * bits 7:4 num_banks | |
997 | * bits 11:8 group_size | |
998 | * bits 15:12 row_size | |
999 | */ | |
1000 | rdev->config.cayman.tile_config = 0; | |
1001 | switch (rdev->config.cayman.num_tile_pipes) { | |
1002 | case 1: | |
1003 | default: | |
1004 | rdev->config.cayman.tile_config |= (0 << 0); | |
1005 | break; | |
1006 | case 2: | |
1007 | rdev->config.cayman.tile_config |= (1 << 0); | |
1008 | break; | |
1009 | case 4: | |
1010 | rdev->config.cayman.tile_config |= (2 << 0); | |
1011 | break; | |
1012 | case 8: | |
1013 | rdev->config.cayman.tile_config |= (3 << 0); | |
1014 | break; | |
1015 | } | |
7b76e479 AD |
1016 | |
1017 | /* num banks is 8 on all fusion asics. 0 = 4, 1 = 8, 2 = 16 */ | |
1018 | if (rdev->flags & RADEON_IS_IGP) | |
1f73cca7 | 1019 | rdev->config.cayman.tile_config |= 1 << 4; |
29d65406 | 1020 | else { |
5b23c904 AD |
1021 | switch ((mc_arb_ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT) { |
1022 | case 0: /* four banks */ | |
29d65406 | 1023 | rdev->config.cayman.tile_config |= 0 << 4; |
5b23c904 AD |
1024 | break; |
1025 | case 1: /* eight banks */ | |
1026 | rdev->config.cayman.tile_config |= 1 << 4; | |
1027 | break; | |
1028 | case 2: /* sixteen banks */ | |
1029 | default: | |
1030 | rdev->config.cayman.tile_config |= 2 << 4; | |
1031 | break; | |
1032 | } | |
29d65406 | 1033 | } |
fecf1d07 | 1034 | rdev->config.cayman.tile_config |= |
cde5083b | 1035 | ((gb_addr_config & PIPE_INTERLEAVE_SIZE_MASK) >> PIPE_INTERLEAVE_SIZE_SHIFT) << 8; |
fecf1d07 AD |
1036 | rdev->config.cayman.tile_config |= |
1037 | ((gb_addr_config & ROW_SIZE_MASK) >> ROW_SIZE_SHIFT) << 12; | |
1038 | ||
416a2bd2 AD |
1039 | tmp = 0; |
1040 | for (i = (rdev->config.cayman.max_shader_engines - 1); i >= 0; i--) { | |
1041 | u32 rb_disable_bitmap; | |
1042 | ||
1043 | WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); | |
1044 | WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_INDEX(i)); | |
1045 | rb_disable_bitmap = (RREG32(CC_RB_BACKEND_DISABLE) & 0x00ff0000) >> 16; | |
1046 | tmp <<= 4; | |
1047 | tmp |= rb_disable_bitmap; | |
1048 | } | |
1049 | /* enabled rb are just the one not disabled :) */ | |
1050 | disabled_rb_mask = tmp; | |
cedb655a AD |
1051 | tmp = 0; |
1052 | for (i = 0; i < (rdev->config.cayman.max_backends_per_se * rdev->config.cayman.max_shader_engines); i++) | |
1053 | tmp |= (1 << i); | |
1054 | /* if all the backends are disabled, fix it up here */ | |
1055 | if ((disabled_rb_mask & tmp) == tmp) { | |
1056 | for (i = 0; i < (rdev->config.cayman.max_backends_per_se * rdev->config.cayman.max_shader_engines); i++) | |
1057 | disabled_rb_mask &= ~(1 << i); | |
1058 | } | |
416a2bd2 AD |
1059 | |
1060 | WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); | |
1061 | WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); | |
1062 | ||
fecf1d07 AD |
1063 | WREG32(GB_ADDR_CONFIG, gb_addr_config); |
1064 | WREG32(DMIF_ADDR_CONFIG, gb_addr_config); | |
7c1c7c18 AD |
1065 | if (ASIC_IS_DCE6(rdev)) |
1066 | WREG32(DMIF_ADDR_CALC, gb_addr_config); | |
fecf1d07 | 1067 | WREG32(HDP_ADDR_CONFIG, gb_addr_config); |
f60cbd11 AD |
1068 | WREG32(DMA_TILING_CONFIG + DMA0_REGISTER_OFFSET, gb_addr_config); |
1069 | WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config); | |
9a21059d CK |
1070 | WREG32(UVD_UDEC_ADDR_CONFIG, gb_addr_config); |
1071 | WREG32(UVD_UDEC_DB_ADDR_CONFIG, gb_addr_config); | |
1072 | WREG32(UVD_UDEC_DBW_ADDR_CONFIG, gb_addr_config); | |
fecf1d07 | 1073 | |
8f612b23 AD |
1074 | if ((rdev->config.cayman.max_backends_per_se == 1) && |
1075 | (rdev->flags & RADEON_IS_IGP)) { | |
1076 | if ((disabled_rb_mask & 3) == 1) { | |
1077 | /* RB0 disabled, RB1 enabled */ | |
1078 | tmp = 0x11111111; | |
1079 | } else { | |
1080 | /* RB1 disabled, RB0 enabled */ | |
1081 | tmp = 0x00000000; | |
1082 | } | |
1083 | } else { | |
1084 | tmp = gb_addr_config & NUM_PIPES_MASK; | |
1085 | tmp = r6xx_remap_render_backend(rdev, tmp, | |
1086 | rdev->config.cayman.max_backends_per_se * | |
1087 | rdev->config.cayman.max_shader_engines, | |
1088 | CAYMAN_MAX_BACKENDS, disabled_rb_mask); | |
1089 | } | |
416a2bd2 | 1090 | WREG32(GB_BACKEND_MAP, tmp); |
fecf1d07 | 1091 | |
416a2bd2 AD |
1092 | cgts_tcc_disable = 0xffff0000; |
1093 | for (i = 0; i < rdev->config.cayman.max_texture_channel_caches; i++) | |
1094 | cgts_tcc_disable &= ~(1 << (16 + i)); | |
fecf1d07 AD |
1095 | WREG32(CGTS_TCC_DISABLE, cgts_tcc_disable); |
1096 | WREG32(CGTS_SYS_TCC_DISABLE, cgts_tcc_disable); | |
fecf1d07 AD |
1097 | WREG32(CGTS_USER_SYS_TCC_DISABLE, cgts_tcc_disable); |
1098 | WREG32(CGTS_USER_TCC_DISABLE, cgts_tcc_disable); | |
1099 | ||
1100 | /* reprogram the shader complex */ | |
1101 | cgts_sm_ctrl_reg = RREG32(CGTS_SM_CTRL_REG); | |
1102 | for (i = 0; i < 16; i++) | |
1103 | WREG32(CGTS_SM_CTRL_REG, OVERRIDE); | |
1104 | WREG32(CGTS_SM_CTRL_REG, cgts_sm_ctrl_reg); | |
1105 | ||
1106 | /* set HW defaults for 3D engine */ | |
1107 | WREG32(CP_MEQ_THRESHOLDS, MEQ1_START(0x30) | MEQ2_START(0x60)); | |
1108 | ||
1109 | sx_debug_1 = RREG32(SX_DEBUG_1); | |
1110 | sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS; | |
1111 | WREG32(SX_DEBUG_1, sx_debug_1); | |
1112 | ||
1113 | smx_dc_ctl0 = RREG32(SMX_DC_CTL0); | |
1114 | smx_dc_ctl0 &= ~NUMBER_OF_SETS(0x1ff); | |
285e042d | 1115 | smx_dc_ctl0 |= NUMBER_OF_SETS(rdev->config.cayman.sx_num_of_sets); |
fecf1d07 AD |
1116 | WREG32(SMX_DC_CTL0, smx_dc_ctl0); |
1117 | ||
1118 | WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4) | CRC_SIMD_ID_WADDR_DISABLE); | |
1119 | ||
1120 | /* need to be explicitly zero-ed */ | |
1121 | WREG32(VGT_OFFCHIP_LDS_BASE, 0); | |
1122 | WREG32(SQ_LSTMP_RING_BASE, 0); | |
1123 | WREG32(SQ_HSTMP_RING_BASE, 0); | |
1124 | WREG32(SQ_ESTMP_RING_BASE, 0); | |
1125 | WREG32(SQ_GSTMP_RING_BASE, 0); | |
1126 | WREG32(SQ_VSTMP_RING_BASE, 0); | |
1127 | WREG32(SQ_PSTMP_RING_BASE, 0); | |
1128 | ||
1129 | WREG32(TA_CNTL_AUX, DISABLE_CUBE_ANISO); | |
1130 | ||
285e042d DA |
1131 | WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev->config.cayman.sx_max_export_size / 4) - 1) | |
1132 | POSITION_BUFFER_SIZE((rdev->config.cayman.sx_max_export_pos_size / 4) - 1) | | |
1133 | SMX_BUFFER_SIZE((rdev->config.cayman.sx_max_export_smx_size / 4) - 1))); | |
fecf1d07 | 1134 | |
285e042d DA |
1135 | WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev->config.cayman.sc_prim_fifo_size) | |
1136 | SC_HIZ_TILE_FIFO_SIZE(rdev->config.cayman.sc_hiz_tile_fifo_size) | | |
1137 | SC_EARLYZ_TILE_FIFO_SIZE(rdev->config.cayman.sc_earlyz_tile_fifo_size))); | |
fecf1d07 AD |
1138 | |
1139 | ||
1140 | WREG32(VGT_NUM_INSTANCES, 1); | |
1141 | ||
1142 | WREG32(CP_PERFMON_CNTL, 0); | |
1143 | ||
285e042d | 1144 | WREG32(SQ_MS_FIFO_SIZES, (CACHE_FIFO_SIZE(16 * rdev->config.cayman.sq_num_cf_insts) | |
fecf1d07 AD |
1145 | FETCH_FIFO_HIWATER(0x4) | |
1146 | DONE_FIFO_HIWATER(0xe0) | | |
1147 | ALU_UPDATE_FIFO_HIWATER(0x8))); | |
1148 | ||
1149 | WREG32(SQ_GPR_RESOURCE_MGMT_1, NUM_CLAUSE_TEMP_GPRS(4)); | |
1150 | WREG32(SQ_CONFIG, (VC_ENABLE | | |
1151 | EXPORT_SRC_C | | |
1152 | GFX_PRIO(0) | | |
1153 | CS1_PRIO(0) | | |
1154 | CS2_PRIO(1))); | |
1155 | WREG32(SQ_DYN_GPR_CNTL_PS_FLUSH_REQ, DYN_GPR_ENABLE); | |
1156 | ||
1157 | WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) | | |
1158 | FORCE_EOV_MAX_REZ_CNT(255))); | |
1159 | ||
1160 | WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC) | | |
1161 | AUTO_INVLD_EN(ES_AND_GS_AUTO)); | |
1162 | ||
1163 | WREG32(VGT_GS_VERTEX_REUSE, 16); | |
1164 | WREG32(PA_SC_LINE_STIPPLE_STATE, 0); | |
1165 | ||
1166 | WREG32(CB_PERF_CTR0_SEL_0, 0); | |
1167 | WREG32(CB_PERF_CTR0_SEL_1, 0); | |
1168 | WREG32(CB_PERF_CTR1_SEL_0, 0); | |
1169 | WREG32(CB_PERF_CTR1_SEL_1, 0); | |
1170 | WREG32(CB_PERF_CTR2_SEL_0, 0); | |
1171 | WREG32(CB_PERF_CTR2_SEL_1, 0); | |
1172 | WREG32(CB_PERF_CTR3_SEL_0, 0); | |
1173 | WREG32(CB_PERF_CTR3_SEL_1, 0); | |
1174 | ||
0b65f83f DA |
1175 | tmp = RREG32(HDP_MISC_CNTL); |
1176 | tmp |= HDP_FLUSH_INVALIDATE_CACHE; | |
1177 | WREG32(HDP_MISC_CNTL, tmp); | |
1178 | ||
fecf1d07 AD |
1179 | hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL); |
1180 | WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl); | |
1181 | ||
1182 | WREG32(PA_CL_ENHANCE, CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)); | |
1183 | ||
1184 | udelay(50); | |
8ba10463 AD |
1185 | |
1186 | /* set clockgating golden values on TN */ | |
1187 | if (rdev->family == CHIP_ARUBA) { | |
1188 | tmp = RREG32_CG(CG_CGTT_LOCAL_0); | |
1189 | tmp &= ~0x00380000; | |
1190 | WREG32_CG(CG_CGTT_LOCAL_0, tmp); | |
1191 | tmp = RREG32_CG(CG_CGTT_LOCAL_1); | |
1192 | tmp &= ~0x0e000000; | |
1193 | WREG32_CG(CG_CGTT_LOCAL_1, tmp); | |
1194 | } | |
fecf1d07 AD |
1195 | } |
1196 | ||
fa8198ea AD |
1197 | /* |
1198 | * GART | |
1199 | */ | |
1200 | void cayman_pcie_gart_tlb_flush(struct radeon_device *rdev) | |
1201 | { | |
1202 | /* flush hdp cache */ | |
1203 | WREG32(HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1); | |
1204 | ||
1205 | /* bits 0-7 are the VM contexts0-7 */ | |
1206 | WREG32(VM_INVALIDATE_REQUEST, 1); | |
1207 | } | |
1208 | ||
1109ca09 | 1209 | static int cayman_pcie_gart_enable(struct radeon_device *rdev) |
fa8198ea | 1210 | { |
721604a1 | 1211 | int i, r; |
fa8198ea | 1212 | |
c9a1be96 | 1213 | if (rdev->gart.robj == NULL) { |
fa8198ea AD |
1214 | dev_err(rdev->dev, "No VRAM object for PCIE GART.\n"); |
1215 | return -EINVAL; | |
1216 | } | |
1217 | r = radeon_gart_table_vram_pin(rdev); | |
1218 | if (r) | |
1219 | return r; | |
1220 | radeon_gart_restore(rdev); | |
1221 | /* Setup TLB control */ | |
721604a1 JG |
1222 | WREG32(MC_VM_MX_L1_TLB_CNTL, |
1223 | (0xA << 7) | | |
1224 | ENABLE_L1_TLB | | |
fa8198ea AD |
1225 | ENABLE_L1_FRAGMENT_PROCESSING | |
1226 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | | |
721604a1 | 1227 | ENABLE_ADVANCED_DRIVER_MODEL | |
fa8198ea AD |
1228 | SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU); |
1229 | /* Setup L2 cache */ | |
1230 | WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | | |
1231 | ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | | |
1232 | ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE | | |
1233 | EFFECTIVE_L2_QUEUE_SIZE(7) | | |
1234 | CONTEXT1_IDENTITY_ACCESS_MODE(1)); | |
1235 | WREG32(VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS | INVALIDATE_L2_CACHE); | |
1236 | WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY | | |
1237 | L2_CACHE_BIGK_FRAGMENT_SIZE(6)); | |
1238 | /* setup context0 */ | |
1239 | WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12); | |
1240 | WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12); | |
1241 | WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12); | |
1242 | WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR, | |
1243 | (u32)(rdev->dummy_page.addr >> 12)); | |
1244 | WREG32(VM_CONTEXT0_CNTL2, 0); | |
1245 | WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) | | |
1246 | RANGE_PROTECTION_FAULT_ENABLE_DEFAULT); | |
721604a1 JG |
1247 | |
1248 | WREG32(0x15D4, 0); | |
1249 | WREG32(0x15D8, 0); | |
1250 | WREG32(0x15DC, 0); | |
1251 | ||
1252 | /* empty context1-7 */ | |
23d4f1f2 AD |
1253 | /* Assign the pt base to something valid for now; the pts used for |
1254 | * the VMs are determined by the application and setup and assigned | |
1255 | * on the fly in the vm part of radeon_gart.c | |
1256 | */ | |
721604a1 JG |
1257 | for (i = 1; i < 8; i++) { |
1258 | WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR + (i << 2), 0); | |
c1a7ca0d | 1259 | WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR + (i << 2), rdev->vm_manager.max_pfn); |
721604a1 JG |
1260 | WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (i << 2), |
1261 | rdev->gart.table_addr >> 12); | |
1262 | } | |
1263 | ||
1264 | /* enable context1-7 */ | |
1265 | WREG32(VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR, | |
1266 | (u32)(rdev->dummy_page.addr >> 12)); | |
ae133a11 | 1267 | WREG32(VM_CONTEXT1_CNTL2, 4); |
fa87e62d | 1268 | WREG32(VM_CONTEXT1_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(1) | |
ae133a11 CK |
1269 | RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT | |
1270 | RANGE_PROTECTION_FAULT_ENABLE_DEFAULT | | |
1271 | DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT | | |
1272 | DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT | | |
1273 | PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT | | |
1274 | PDE0_PROTECTION_FAULT_ENABLE_DEFAULT | | |
1275 | VALID_PROTECTION_FAULT_ENABLE_INTERRUPT | | |
1276 | VALID_PROTECTION_FAULT_ENABLE_DEFAULT | | |
1277 | READ_PROTECTION_FAULT_ENABLE_INTERRUPT | | |
1278 | READ_PROTECTION_FAULT_ENABLE_DEFAULT | | |
1279 | WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT | | |
1280 | WRITE_PROTECTION_FAULT_ENABLE_DEFAULT); | |
fa8198ea AD |
1281 | |
1282 | cayman_pcie_gart_tlb_flush(rdev); | |
fcf4de5a TV |
1283 | DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n", |
1284 | (unsigned)(rdev->mc.gtt_size >> 20), | |
1285 | (unsigned long long)rdev->gart.table_addr); | |
fa8198ea AD |
1286 | rdev->gart.ready = true; |
1287 | return 0; | |
1288 | } | |
1289 | ||
1109ca09 | 1290 | static void cayman_pcie_gart_disable(struct radeon_device *rdev) |
fa8198ea | 1291 | { |
fa8198ea AD |
1292 | /* Disable all tables */ |
1293 | WREG32(VM_CONTEXT0_CNTL, 0); | |
1294 | WREG32(VM_CONTEXT1_CNTL, 0); | |
1295 | /* Setup TLB control */ | |
1296 | WREG32(MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING | | |
1297 | SYSTEM_ACCESS_MODE_NOT_IN_SYS | | |
1298 | SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU); | |
1299 | /* Setup L2 cache */ | |
1300 | WREG32(VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE | | |
1301 | ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE | | |
1302 | EFFECTIVE_L2_QUEUE_SIZE(7) | | |
1303 | CONTEXT1_IDENTITY_ACCESS_MODE(1)); | |
1304 | WREG32(VM_L2_CNTL2, 0); | |
1305 | WREG32(VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY | | |
1306 | L2_CACHE_BIGK_FRAGMENT_SIZE(6)); | |
c9a1be96 | 1307 | radeon_gart_table_vram_unpin(rdev); |
fa8198ea AD |
1308 | } |
1309 | ||
1109ca09 | 1310 | static void cayman_pcie_gart_fini(struct radeon_device *rdev) |
fa8198ea AD |
1311 | { |
1312 | cayman_pcie_gart_disable(rdev); | |
1313 | radeon_gart_table_vram_free(rdev); | |
1314 | radeon_gart_fini(rdev); | |
1315 | } | |
1316 | ||
1b37078b AD |
1317 | void cayman_cp_int_cntl_setup(struct radeon_device *rdev, |
1318 | int ring, u32 cp_int_cntl) | |
1319 | { | |
1320 | u32 srbm_gfx_cntl = RREG32(SRBM_GFX_CNTL) & ~3; | |
1321 | ||
1322 | WREG32(SRBM_GFX_CNTL, srbm_gfx_cntl | (ring & 3)); | |
1323 | WREG32(CP_INT_CNTL, cp_int_cntl); | |
1324 | } | |
1325 | ||
0c88a02e AD |
1326 | /* |
1327 | * CP. | |
1328 | */ | |
b40e7e16 AD |
1329 | void cayman_fence_ring_emit(struct radeon_device *rdev, |
1330 | struct radeon_fence *fence) | |
1331 | { | |
1332 | struct radeon_ring *ring = &rdev->ring[fence->ring]; | |
1333 | u64 addr = rdev->fence_drv[fence->ring].gpu_addr; | |
10e9ffae AD |
1334 | u32 cp_coher_cntl = PACKET3_FULL_CACHE_ENA | PACKET3_TC_ACTION_ENA | |
1335 | PACKET3_SH_ACTION_ENA; | |
b40e7e16 | 1336 | |
721604a1 | 1337 | /* flush read cache over gart for this vmid */ |
b40e7e16 | 1338 | radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3)); |
10e9ffae | 1339 | radeon_ring_write(ring, PACKET3_ENGINE_ME | cp_coher_cntl); |
b40e7e16 AD |
1340 | radeon_ring_write(ring, 0xFFFFFFFF); |
1341 | radeon_ring_write(ring, 0); | |
1342 | radeon_ring_write(ring, 10); /* poll interval */ | |
1343 | /* EVENT_WRITE_EOP - flush caches, send int */ | |
1344 | radeon_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE_EOP, 4)); | |
1345 | radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); | |
1346 | radeon_ring_write(ring, addr & 0xffffffff); | |
1347 | radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); | |
1348 | radeon_ring_write(ring, fence->seq); | |
1349 | radeon_ring_write(ring, 0); | |
1350 | } | |
1351 | ||
721604a1 JG |
1352 | void cayman_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib) |
1353 | { | |
876dc9f3 | 1354 | struct radeon_ring *ring = &rdev->ring[ib->ring]; |
10e9ffae AD |
1355 | u32 cp_coher_cntl = PACKET3_FULL_CACHE_ENA | PACKET3_TC_ACTION_ENA | |
1356 | PACKET3_SH_ACTION_ENA; | |
721604a1 JG |
1357 | |
1358 | /* set to DX10/11 mode */ | |
1359 | radeon_ring_write(ring, PACKET3(PACKET3_MODE_CONTROL, 0)); | |
1360 | radeon_ring_write(ring, 1); | |
45df6803 CK |
1361 | |
1362 | if (ring->rptr_save_reg) { | |
1363 | uint32_t next_rptr = ring->wptr + 3 + 4 + 8; | |
1364 | radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); | |
1365 | radeon_ring_write(ring, ((ring->rptr_save_reg - | |
1366 | PACKET3_SET_CONFIG_REG_START) >> 2)); | |
1367 | radeon_ring_write(ring, next_rptr); | |
1368 | } | |
1369 | ||
721604a1 JG |
1370 | radeon_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2)); |
1371 | radeon_ring_write(ring, | |
1372 | #ifdef __BIG_ENDIAN | |
1373 | (2 << 0) | | |
1374 | #endif | |
1375 | (ib->gpu_addr & 0xFFFFFFFC)); | |
1376 | radeon_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xFF); | |
4bf3dd92 CK |
1377 | radeon_ring_write(ring, ib->length_dw | |
1378 | (ib->vm ? (ib->vm->id << 24) : 0)); | |
721604a1 JG |
1379 | |
1380 | /* flush read cache over gart for this vmid */ | |
721604a1 | 1381 | radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3)); |
10e9ffae | 1382 | radeon_ring_write(ring, PACKET3_ENGINE_ME | cp_coher_cntl); |
721604a1 JG |
1383 | radeon_ring_write(ring, 0xFFFFFFFF); |
1384 | radeon_ring_write(ring, 0); | |
10e9ffae | 1385 | radeon_ring_write(ring, ((ib->vm ? ib->vm->id : 0) << 24) | 10); /* poll interval */ |
721604a1 JG |
1386 | } |
1387 | ||
0c88a02e AD |
1388 | static void cayman_cp_enable(struct radeon_device *rdev, bool enable) |
1389 | { | |
1390 | if (enable) | |
1391 | WREG32(CP_ME_CNTL, 0); | |
1392 | else { | |
38f1cff0 | 1393 | radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size); |
0c88a02e AD |
1394 | WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT)); |
1395 | WREG32(SCRATCH_UMSK, 0); | |
f60cbd11 | 1396 | rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false; |
0c88a02e AD |
1397 | } |
1398 | } | |
1399 | ||
ea31bf69 AD |
1400 | u32 cayman_gfx_get_rptr(struct radeon_device *rdev, |
1401 | struct radeon_ring *ring) | |
1402 | { | |
1403 | u32 rptr; | |
1404 | ||
1405 | if (rdev->wb.enabled) | |
1406 | rptr = rdev->wb.wb[ring->rptr_offs/4]; | |
1407 | else { | |
1408 | if (ring->idx == RADEON_RING_TYPE_GFX_INDEX) | |
1409 | rptr = RREG32(CP_RB0_RPTR); | |
1410 | else if (ring->idx == CAYMAN_RING_TYPE_CP1_INDEX) | |
1411 | rptr = RREG32(CP_RB1_RPTR); | |
1412 | else | |
1413 | rptr = RREG32(CP_RB2_RPTR); | |
1414 | } | |
1415 | ||
1416 | return rptr; | |
1417 | } | |
1418 | ||
1419 | u32 cayman_gfx_get_wptr(struct radeon_device *rdev, | |
1420 | struct radeon_ring *ring) | |
1421 | { | |
1422 | u32 wptr; | |
1423 | ||
1424 | if (ring->idx == RADEON_RING_TYPE_GFX_INDEX) | |
1425 | wptr = RREG32(CP_RB0_WPTR); | |
1426 | else if (ring->idx == CAYMAN_RING_TYPE_CP1_INDEX) | |
1427 | wptr = RREG32(CP_RB1_WPTR); | |
1428 | else | |
1429 | wptr = RREG32(CP_RB2_WPTR); | |
1430 | ||
1431 | return wptr; | |
1432 | } | |
1433 | ||
1434 | void cayman_gfx_set_wptr(struct radeon_device *rdev, | |
1435 | struct radeon_ring *ring) | |
1436 | { | |
1437 | if (ring->idx == RADEON_RING_TYPE_GFX_INDEX) { | |
1438 | WREG32(CP_RB0_WPTR, ring->wptr); | |
1439 | (void)RREG32(CP_RB0_WPTR); | |
1440 | } else if (ring->idx == CAYMAN_RING_TYPE_CP1_INDEX) { | |
1441 | WREG32(CP_RB1_WPTR, ring->wptr); | |
1442 | (void)RREG32(CP_RB1_WPTR); | |
1443 | } else { | |
1444 | WREG32(CP_RB2_WPTR, ring->wptr); | |
1445 | (void)RREG32(CP_RB2_WPTR); | |
1446 | } | |
1447 | } | |
1448 | ||
0c88a02e AD |
1449 | static int cayman_cp_load_microcode(struct radeon_device *rdev) |
1450 | { | |
1451 | const __be32 *fw_data; | |
1452 | int i; | |
1453 | ||
1454 | if (!rdev->me_fw || !rdev->pfp_fw) | |
1455 | return -EINVAL; | |
1456 | ||
1457 | cayman_cp_enable(rdev, false); | |
1458 | ||
1459 | fw_data = (const __be32 *)rdev->pfp_fw->data; | |
1460 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1461 | for (i = 0; i < CAYMAN_PFP_UCODE_SIZE; i++) | |
1462 | WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++)); | |
1463 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1464 | ||
1465 | fw_data = (const __be32 *)rdev->me_fw->data; | |
1466 | WREG32(CP_ME_RAM_WADDR, 0); | |
1467 | for (i = 0; i < CAYMAN_PM4_UCODE_SIZE; i++) | |
1468 | WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++)); | |
1469 | ||
1470 | WREG32(CP_PFP_UCODE_ADDR, 0); | |
1471 | WREG32(CP_ME_RAM_WADDR, 0); | |
1472 | WREG32(CP_ME_RAM_RADDR, 0); | |
1473 | return 0; | |
1474 | } | |
1475 | ||
1476 | static int cayman_cp_start(struct radeon_device *rdev) | |
1477 | { | |
e32eb50d | 1478 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
0c88a02e AD |
1479 | int r, i; |
1480 | ||
e32eb50d | 1481 | r = radeon_ring_lock(rdev, ring, 7); |
0c88a02e AD |
1482 | if (r) { |
1483 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); | |
1484 | return r; | |
1485 | } | |
e32eb50d CK |
1486 | radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5)); |
1487 | radeon_ring_write(ring, 0x1); | |
1488 | radeon_ring_write(ring, 0x0); | |
1489 | radeon_ring_write(ring, rdev->config.cayman.max_hw_contexts - 1); | |
1490 | radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1)); | |
1491 | radeon_ring_write(ring, 0); | |
1492 | radeon_ring_write(ring, 0); | |
1493 | radeon_ring_unlock_commit(rdev, ring); | |
0c88a02e AD |
1494 | |
1495 | cayman_cp_enable(rdev, true); | |
1496 | ||
e32eb50d | 1497 | r = radeon_ring_lock(rdev, ring, cayman_default_size + 19); |
0c88a02e AD |
1498 | if (r) { |
1499 | DRM_ERROR("radeon: cp failed to lock ring (%d).\n", r); | |
1500 | return r; | |
1501 | } | |
1502 | ||
1503 | /* setup clear context state */ | |
e32eb50d CK |
1504 | radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0)); |
1505 | radeon_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE); | |
0c88a02e AD |
1506 | |
1507 | for (i = 0; i < cayman_default_size; i++) | |
e32eb50d | 1508 | radeon_ring_write(ring, cayman_default_state[i]); |
0c88a02e | 1509 | |
e32eb50d CK |
1510 | radeon_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0)); |
1511 | radeon_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE); | |
0c88a02e AD |
1512 | |
1513 | /* set clear context state */ | |
e32eb50d CK |
1514 | radeon_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0)); |
1515 | radeon_ring_write(ring, 0); | |
0c88a02e AD |
1516 | |
1517 | /* SQ_VTX_BASE_VTX_LOC */ | |
e32eb50d CK |
1518 | radeon_ring_write(ring, 0xc0026f00); |
1519 | radeon_ring_write(ring, 0x00000000); | |
1520 | radeon_ring_write(ring, 0x00000000); | |
1521 | radeon_ring_write(ring, 0x00000000); | |
0c88a02e AD |
1522 | |
1523 | /* Clear consts */ | |
e32eb50d CK |
1524 | radeon_ring_write(ring, 0xc0036f00); |
1525 | radeon_ring_write(ring, 0x00000bc4); | |
1526 | radeon_ring_write(ring, 0xffffffff); | |
1527 | radeon_ring_write(ring, 0xffffffff); | |
1528 | radeon_ring_write(ring, 0xffffffff); | |
0c88a02e | 1529 | |
e32eb50d CK |
1530 | radeon_ring_write(ring, 0xc0026900); |
1531 | radeon_ring_write(ring, 0x00000316); | |
1532 | radeon_ring_write(ring, 0x0000000e); /* VGT_VERTEX_REUSE_BLOCK_CNTL */ | |
1533 | radeon_ring_write(ring, 0x00000010); /* */ | |
9b91d18d | 1534 | |
e32eb50d | 1535 | radeon_ring_unlock_commit(rdev, ring); |
0c88a02e AD |
1536 | |
1537 | /* XXX init other rings */ | |
1538 | ||
1539 | return 0; | |
1540 | } | |
1541 | ||
755d819e AD |
1542 | static void cayman_cp_fini(struct radeon_device *rdev) |
1543 | { | |
45df6803 | 1544 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
755d819e | 1545 | cayman_cp_enable(rdev, false); |
45df6803 CK |
1546 | radeon_ring_fini(rdev, ring); |
1547 | radeon_scratch_free(rdev, ring->rptr_save_reg); | |
755d819e AD |
1548 | } |
1549 | ||
1109ca09 | 1550 | static int cayman_cp_resume(struct radeon_device *rdev) |
0c88a02e | 1551 | { |
b90ca986 CK |
1552 | static const int ridx[] = { |
1553 | RADEON_RING_TYPE_GFX_INDEX, | |
1554 | CAYMAN_RING_TYPE_CP1_INDEX, | |
1555 | CAYMAN_RING_TYPE_CP2_INDEX | |
1556 | }; | |
1557 | static const unsigned cp_rb_cntl[] = { | |
1558 | CP_RB0_CNTL, | |
1559 | CP_RB1_CNTL, | |
1560 | CP_RB2_CNTL, | |
1561 | }; | |
1562 | static const unsigned cp_rb_rptr_addr[] = { | |
1563 | CP_RB0_RPTR_ADDR, | |
1564 | CP_RB1_RPTR_ADDR, | |
1565 | CP_RB2_RPTR_ADDR | |
1566 | }; | |
1567 | static const unsigned cp_rb_rptr_addr_hi[] = { | |
1568 | CP_RB0_RPTR_ADDR_HI, | |
1569 | CP_RB1_RPTR_ADDR_HI, | |
1570 | CP_RB2_RPTR_ADDR_HI | |
1571 | }; | |
1572 | static const unsigned cp_rb_base[] = { | |
1573 | CP_RB0_BASE, | |
1574 | CP_RB1_BASE, | |
1575 | CP_RB2_BASE | |
1576 | }; | |
ea31bf69 AD |
1577 | static const unsigned cp_rb_rptr[] = { |
1578 | CP_RB0_RPTR, | |
1579 | CP_RB1_RPTR, | |
1580 | CP_RB2_RPTR | |
1581 | }; | |
1582 | static const unsigned cp_rb_wptr[] = { | |
1583 | CP_RB0_WPTR, | |
1584 | CP_RB1_WPTR, | |
1585 | CP_RB2_WPTR | |
1586 | }; | |
e32eb50d | 1587 | struct radeon_ring *ring; |
b90ca986 | 1588 | int i, r; |
0c88a02e AD |
1589 | |
1590 | /* Reset cp; if cp is reset, then PA, SH, VGT also need to be reset */ | |
1591 | WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP | | |
1592 | SOFT_RESET_PA | | |
1593 | SOFT_RESET_SH | | |
1594 | SOFT_RESET_VGT | | |
a49a50da | 1595 | SOFT_RESET_SPI | |
0c88a02e AD |
1596 | SOFT_RESET_SX)); |
1597 | RREG32(GRBM_SOFT_RESET); | |
1598 | mdelay(15); | |
1599 | WREG32(GRBM_SOFT_RESET, 0); | |
1600 | RREG32(GRBM_SOFT_RESET); | |
1601 | ||
15d3332f | 1602 | WREG32(CP_SEM_WAIT_TIMER, 0x0); |
11ef3f1f | 1603 | WREG32(CP_SEM_INCOMPLETE_TIMER_CNTL, 0x0); |
0c88a02e AD |
1604 | |
1605 | /* Set the write pointer delay */ | |
1606 | WREG32(CP_RB_WPTR_DELAY, 0); | |
1607 | ||
1608 | WREG32(CP_DEBUG, (1 << 27)); | |
1609 | ||
48fc7f7e | 1610 | /* set the wb address whether it's enabled or not */ |
0c88a02e | 1611 | WREG32(SCRATCH_ADDR, ((rdev->wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) >> 8) & 0xFFFFFFFF); |
b90ca986 | 1612 | WREG32(SCRATCH_UMSK, 0xff); |
0c88a02e | 1613 | |
b90ca986 CK |
1614 | for (i = 0; i < 3; ++i) { |
1615 | uint32_t rb_cntl; | |
1616 | uint64_t addr; | |
0c88a02e | 1617 | |
b90ca986 CK |
1618 | /* Set ring buffer size */ |
1619 | ring = &rdev->ring[ridx[i]]; | |
b72a8925 DV |
1620 | rb_cntl = order_base_2(ring->ring_size / 8); |
1621 | rb_cntl |= order_base_2(RADEON_GPU_PAGE_SIZE/8) << 8; | |
0c88a02e | 1622 | #ifdef __BIG_ENDIAN |
b90ca986 | 1623 | rb_cntl |= BUF_SWAP_32BIT; |
0c88a02e | 1624 | #endif |
b90ca986 | 1625 | WREG32(cp_rb_cntl[i], rb_cntl); |
0c88a02e | 1626 | |
48fc7f7e | 1627 | /* set the wb address whether it's enabled or not */ |
b90ca986 CK |
1628 | addr = rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET; |
1629 | WREG32(cp_rb_rptr_addr[i], addr & 0xFFFFFFFC); | |
1630 | WREG32(cp_rb_rptr_addr_hi[i], upper_32_bits(addr) & 0xFF); | |
1631 | } | |
0c88a02e | 1632 | |
b90ca986 CK |
1633 | /* set the rb base addr, this causes an internal reset of ALL rings */ |
1634 | for (i = 0; i < 3; ++i) { | |
1635 | ring = &rdev->ring[ridx[i]]; | |
1636 | WREG32(cp_rb_base[i], ring->gpu_addr >> 8); | |
1637 | } | |
0c88a02e | 1638 | |
b90ca986 CK |
1639 | for (i = 0; i < 3; ++i) { |
1640 | /* Initialize the ring buffer's read and write pointers */ | |
1641 | ring = &rdev->ring[ridx[i]]; | |
1642 | WREG32_P(cp_rb_cntl[i], RB_RPTR_WR_ENA, ~RB_RPTR_WR_ENA); | |
0c88a02e | 1643 | |
b90ca986 | 1644 | ring->rptr = ring->wptr = 0; |
ea31bf69 AD |
1645 | WREG32(cp_rb_rptr[i], ring->rptr); |
1646 | WREG32(cp_rb_wptr[i], ring->wptr); | |
0c88a02e | 1647 | |
b90ca986 CK |
1648 | mdelay(1); |
1649 | WREG32_P(cp_rb_cntl[i], 0, ~RB_RPTR_WR_ENA); | |
1650 | } | |
0c88a02e AD |
1651 | |
1652 | /* start the rings */ | |
1653 | cayman_cp_start(rdev); | |
e32eb50d CK |
1654 | rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = true; |
1655 | rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false; | |
1656 | rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false; | |
0c88a02e | 1657 | /* this only test cp0 */ |
f712812e | 1658 | r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]); |
0c88a02e | 1659 | if (r) { |
e32eb50d CK |
1660 | rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false; |
1661 | rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX].ready = false; | |
1662 | rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX].ready = false; | |
0c88a02e AD |
1663 | return r; |
1664 | } | |
1665 | ||
1666 | return 0; | |
1667 | } | |
1668 | ||
2483b4ea | 1669 | u32 cayman_gpu_check_soft_reset(struct radeon_device *rdev) |
271d6fed | 1670 | { |
168757ea | 1671 | u32 reset_mask = 0; |
187e3593 | 1672 | u32 tmp; |
271d6fed | 1673 | |
168757ea AD |
1674 | /* GRBM_STATUS */ |
1675 | tmp = RREG32(GRBM_STATUS); | |
1676 | if (tmp & (PA_BUSY | SC_BUSY | | |
1677 | SH_BUSY | SX_BUSY | | |
1678 | TA_BUSY | VGT_BUSY | | |
1679 | DB_BUSY | CB_BUSY | | |
1680 | GDS_BUSY | SPI_BUSY | | |
1681 | IA_BUSY | IA_BUSY_NO_DMA)) | |
1682 | reset_mask |= RADEON_RESET_GFX; | |
1683 | ||
1684 | if (tmp & (CF_RQ_PENDING | PF_RQ_PENDING | | |
1685 | CP_BUSY | CP_COHERENCY_BUSY)) | |
1686 | reset_mask |= RADEON_RESET_CP; | |
1687 | ||
1688 | if (tmp & GRBM_EE_BUSY) | |
1689 | reset_mask |= RADEON_RESET_GRBM | RADEON_RESET_GFX | RADEON_RESET_CP; | |
1690 | ||
1691 | /* DMA_STATUS_REG 0 */ | |
1692 | tmp = RREG32(DMA_STATUS_REG + DMA0_REGISTER_OFFSET); | |
1693 | if (!(tmp & DMA_IDLE)) | |
1694 | reset_mask |= RADEON_RESET_DMA; | |
1695 | ||
1696 | /* DMA_STATUS_REG 1 */ | |
1697 | tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET); | |
1698 | if (!(tmp & DMA_IDLE)) | |
1699 | reset_mask |= RADEON_RESET_DMA1; | |
1700 | ||
1701 | /* SRBM_STATUS2 */ | |
1702 | tmp = RREG32(SRBM_STATUS2); | |
1703 | if (tmp & DMA_BUSY) | |
1704 | reset_mask |= RADEON_RESET_DMA; | |
1705 | ||
1706 | if (tmp & DMA1_BUSY) | |
1707 | reset_mask |= RADEON_RESET_DMA1; | |
1708 | ||
1709 | /* SRBM_STATUS */ | |
1710 | tmp = RREG32(SRBM_STATUS); | |
1711 | if (tmp & (RLC_RQ_PENDING | RLC_BUSY)) | |
1712 | reset_mask |= RADEON_RESET_RLC; | |
1713 | ||
1714 | if (tmp & IH_BUSY) | |
1715 | reset_mask |= RADEON_RESET_IH; | |
1716 | ||
1717 | if (tmp & SEM_BUSY) | |
1718 | reset_mask |= RADEON_RESET_SEM; | |
1719 | ||
1720 | if (tmp & GRBM_RQ_PENDING) | |
1721 | reset_mask |= RADEON_RESET_GRBM; | |
1722 | ||
1723 | if (tmp & VMC_BUSY) | |
1724 | reset_mask |= RADEON_RESET_VMC; | |
19fc42ed | 1725 | |
168757ea AD |
1726 | if (tmp & (MCB_BUSY | MCB_NON_DISPLAY_BUSY | |
1727 | MCC_BUSY | MCD_BUSY)) | |
1728 | reset_mask |= RADEON_RESET_MC; | |
1729 | ||
1730 | if (evergreen_is_display_hung(rdev)) | |
1731 | reset_mask |= RADEON_RESET_DISPLAY; | |
1732 | ||
1733 | /* VM_L2_STATUS */ | |
1734 | tmp = RREG32(VM_L2_STATUS); | |
1735 | if (tmp & L2_BUSY) | |
1736 | reset_mask |= RADEON_RESET_VMC; | |
1737 | ||
d808fc88 AD |
1738 | /* Skip MC reset as it's mostly likely not hung, just busy */ |
1739 | if (reset_mask & RADEON_RESET_MC) { | |
1740 | DRM_DEBUG("MC busy: 0x%08X, clearing.\n", reset_mask); | |
1741 | reset_mask &= ~RADEON_RESET_MC; | |
1742 | } | |
1743 | ||
168757ea AD |
1744 | return reset_mask; |
1745 | } | |
1746 | ||
1747 | static void cayman_gpu_soft_reset(struct radeon_device *rdev, u32 reset_mask) | |
1748 | { | |
1749 | struct evergreen_mc_save save; | |
1750 | u32 grbm_soft_reset = 0, srbm_soft_reset = 0; | |
1751 | u32 tmp; | |
19fc42ed | 1752 | |
271d6fed | 1753 | if (reset_mask == 0) |
168757ea | 1754 | return; |
271d6fed AD |
1755 | |
1756 | dev_info(rdev->dev, "GPU softreset: 0x%08X\n", reset_mask); | |
1757 | ||
187e3593 | 1758 | evergreen_print_gpu_status_regs(rdev); |
271d6fed AD |
1759 | dev_info(rdev->dev, " VM_CONTEXT0_PROTECTION_FAULT_ADDR 0x%08X\n", |
1760 | RREG32(0x14F8)); | |
1761 | dev_info(rdev->dev, " VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n", | |
1762 | RREG32(0x14D8)); | |
1763 | dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n", | |
1764 | RREG32(0x14FC)); | |
1765 | dev_info(rdev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n", | |
1766 | RREG32(0x14DC)); | |
1767 | ||
187e3593 AD |
1768 | /* Disable CP parsing/prefetching */ |
1769 | WREG32(CP_ME_CNTL, CP_ME_HALT | CP_PFP_HALT); | |
1770 | ||
1771 | if (reset_mask & RADEON_RESET_DMA) { | |
1772 | /* dma0 */ | |
1773 | tmp = RREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET); | |
1774 | tmp &= ~DMA_RB_ENABLE; | |
1775 | WREG32(DMA_RB_CNTL + DMA0_REGISTER_OFFSET, tmp); | |
168757ea | 1776 | } |
187e3593 | 1777 | |
168757ea | 1778 | if (reset_mask & RADEON_RESET_DMA1) { |
187e3593 AD |
1779 | /* dma1 */ |
1780 | tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); | |
1781 | tmp &= ~DMA_RB_ENABLE; | |
1782 | WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); | |
1783 | } | |
1784 | ||
90fb8779 AD |
1785 | udelay(50); |
1786 | ||
1787 | evergreen_mc_stop(rdev, &save); | |
1788 | if (evergreen_mc_wait_for_idle(rdev)) { | |
1789 | dev_warn(rdev->dev, "Wait for MC idle timedout !\n"); | |
1790 | } | |
1791 | ||
187e3593 AD |
1792 | if (reset_mask & (RADEON_RESET_GFX | RADEON_RESET_COMPUTE)) { |
1793 | grbm_soft_reset = SOFT_RESET_CB | | |
1794 | SOFT_RESET_DB | | |
1795 | SOFT_RESET_GDS | | |
1796 | SOFT_RESET_PA | | |
1797 | SOFT_RESET_SC | | |
1798 | SOFT_RESET_SPI | | |
1799 | SOFT_RESET_SH | | |
1800 | SOFT_RESET_SX | | |
1801 | SOFT_RESET_TC | | |
1802 | SOFT_RESET_TA | | |
1803 | SOFT_RESET_VGT | | |
1804 | SOFT_RESET_IA; | |
1805 | } | |
1806 | ||
1807 | if (reset_mask & RADEON_RESET_CP) { | |
1808 | grbm_soft_reset |= SOFT_RESET_CP | SOFT_RESET_VGT; | |
1809 | ||
1810 | srbm_soft_reset |= SOFT_RESET_GRBM; | |
1811 | } | |
271d6fed AD |
1812 | |
1813 | if (reset_mask & RADEON_RESET_DMA) | |
168757ea AD |
1814 | srbm_soft_reset |= SOFT_RESET_DMA; |
1815 | ||
1816 | if (reset_mask & RADEON_RESET_DMA1) | |
1817 | srbm_soft_reset |= SOFT_RESET_DMA1; | |
1818 | ||
1819 | if (reset_mask & RADEON_RESET_DISPLAY) | |
1820 | srbm_soft_reset |= SOFT_RESET_DC; | |
1821 | ||
1822 | if (reset_mask & RADEON_RESET_RLC) | |
1823 | srbm_soft_reset |= SOFT_RESET_RLC; | |
1824 | ||
1825 | if (reset_mask & RADEON_RESET_SEM) | |
1826 | srbm_soft_reset |= SOFT_RESET_SEM; | |
1827 | ||
1828 | if (reset_mask & RADEON_RESET_IH) | |
1829 | srbm_soft_reset |= SOFT_RESET_IH; | |
1830 | ||
1831 | if (reset_mask & RADEON_RESET_GRBM) | |
1832 | srbm_soft_reset |= SOFT_RESET_GRBM; | |
1833 | ||
1834 | if (reset_mask & RADEON_RESET_VMC) | |
1835 | srbm_soft_reset |= SOFT_RESET_VMC; | |
1836 | ||
24178ec4 AD |
1837 | if (!(rdev->flags & RADEON_IS_IGP)) { |
1838 | if (reset_mask & RADEON_RESET_MC) | |
1839 | srbm_soft_reset |= SOFT_RESET_MC; | |
1840 | } | |
187e3593 AD |
1841 | |
1842 | if (grbm_soft_reset) { | |
1843 | tmp = RREG32(GRBM_SOFT_RESET); | |
1844 | tmp |= grbm_soft_reset; | |
1845 | dev_info(rdev->dev, "GRBM_SOFT_RESET=0x%08X\n", tmp); | |
1846 | WREG32(GRBM_SOFT_RESET, tmp); | |
1847 | tmp = RREG32(GRBM_SOFT_RESET); | |
1848 | ||
1849 | udelay(50); | |
1850 | ||
1851 | tmp &= ~grbm_soft_reset; | |
1852 | WREG32(GRBM_SOFT_RESET, tmp); | |
1853 | tmp = RREG32(GRBM_SOFT_RESET); | |
1854 | } | |
1855 | ||
1856 | if (srbm_soft_reset) { | |
1857 | tmp = RREG32(SRBM_SOFT_RESET); | |
1858 | tmp |= srbm_soft_reset; | |
1859 | dev_info(rdev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp); | |
1860 | WREG32(SRBM_SOFT_RESET, tmp); | |
1861 | tmp = RREG32(SRBM_SOFT_RESET); | |
1862 | ||
1863 | udelay(50); | |
1864 | ||
1865 | tmp &= ~srbm_soft_reset; | |
1866 | WREG32(SRBM_SOFT_RESET, tmp); | |
1867 | tmp = RREG32(SRBM_SOFT_RESET); | |
1868 | } | |
271d6fed AD |
1869 | |
1870 | /* Wait a little for things to settle down */ | |
1871 | udelay(50); | |
1872 | ||
b9952a8a | 1873 | evergreen_mc_resume(rdev, &save); |
187e3593 AD |
1874 | udelay(50); |
1875 | ||
187e3593 | 1876 | evergreen_print_gpu_status_regs(rdev); |
b9952a8a AD |
1877 | } |
1878 | ||
1879 | int cayman_asic_reset(struct radeon_device *rdev) | |
1880 | { | |
168757ea AD |
1881 | u32 reset_mask; |
1882 | ||
1883 | reset_mask = cayman_gpu_check_soft_reset(rdev); | |
1884 | ||
1885 | if (reset_mask) | |
1886 | r600_set_bios_scratch_engine_hung(rdev, true); | |
1887 | ||
1888 | cayman_gpu_soft_reset(rdev, reset_mask); | |
1889 | ||
1890 | reset_mask = cayman_gpu_check_soft_reset(rdev); | |
1891 | ||
b5470b03 AD |
1892 | if (reset_mask) |
1893 | evergreen_gpu_pci_config_reset(rdev); | |
1894 | ||
1895 | r600_set_bios_scratch_engine_hung(rdev, false); | |
168757ea AD |
1896 | |
1897 | return 0; | |
b9952a8a AD |
1898 | } |
1899 | ||
123bc183 AD |
1900 | /** |
1901 | * cayman_gfx_is_lockup - Check if the GFX engine is locked up | |
1902 | * | |
1903 | * @rdev: radeon_device pointer | |
1904 | * @ring: radeon_ring structure holding ring information | |
1905 | * | |
1906 | * Check if the GFX engine is locked up. | |
1907 | * Returns true if the engine appears to be locked up, false if not. | |
1908 | */ | |
1909 | bool cayman_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring) | |
1910 | { | |
1911 | u32 reset_mask = cayman_gpu_check_soft_reset(rdev); | |
1912 | ||
1913 | if (!(reset_mask & (RADEON_RESET_GFX | | |
1914 | RADEON_RESET_COMPUTE | | |
1915 | RADEON_RESET_CP))) { | |
1916 | radeon_ring_lockup_update(ring); | |
1917 | return false; | |
1918 | } | |
1919 | /* force CP activities */ | |
1920 | radeon_ring_force_activity(rdev, ring); | |
1921 | return radeon_ring_test_lockup(rdev, ring); | |
1922 | } | |
1923 | ||
755d819e AD |
1924 | static int cayman_startup(struct radeon_device *rdev) |
1925 | { | |
e32eb50d | 1926 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
755d819e AD |
1927 | int r; |
1928 | ||
b07759bf IH |
1929 | /* enable pcie gen2 link */ |
1930 | evergreen_pcie_gen2_enable(rdev); | |
f52382d7 AD |
1931 | /* enable aspm */ |
1932 | evergreen_program_aspm(rdev); | |
b07759bf | 1933 | |
e5903d39 AD |
1934 | /* scratch needs to be initialized before MC */ |
1935 | r = r600_vram_scratch_init(rdev); | |
1936 | if (r) | |
1937 | return r; | |
1938 | ||
6fab3feb AD |
1939 | evergreen_mc_program(rdev); |
1940 | ||
6c7bccea | 1941 | if (!(rdev->flags & RADEON_IS_IGP) && !rdev->pm.dpm_enabled) { |
c420c745 | 1942 | r = ni_mc_load_microcode(rdev); |
755d819e | 1943 | if (r) { |
c420c745 | 1944 | DRM_ERROR("Failed to load MC firmware!\n"); |
755d819e AD |
1945 | return r; |
1946 | } | |
1947 | } | |
755d819e | 1948 | |
755d819e AD |
1949 | r = cayman_pcie_gart_enable(rdev); |
1950 | if (r) | |
1951 | return r; | |
1952 | cayman_gpu_init(rdev); | |
1953 | ||
c420c745 AD |
1954 | /* allocate rlc buffers */ |
1955 | if (rdev->flags & RADEON_IS_IGP) { | |
2948f5e6 | 1956 | rdev->rlc.reg_list = tn_rlc_save_restore_register_list; |
1fd11777 AD |
1957 | rdev->rlc.reg_list_size = |
1958 | (u32)ARRAY_SIZE(tn_rlc_save_restore_register_list); | |
2948f5e6 AD |
1959 | rdev->rlc.cs_data = cayman_cs_data; |
1960 | r = sumo_rlc_init(rdev); | |
c420c745 AD |
1961 | if (r) { |
1962 | DRM_ERROR("Failed to init rlc BOs!\n"); | |
1963 | return r; | |
1964 | } | |
1965 | } | |
1966 | ||
755d819e AD |
1967 | /* allocate wb buffer */ |
1968 | r = radeon_wb_init(rdev); | |
1969 | if (r) | |
1970 | return r; | |
1971 | ||
30eb77f4 JG |
1972 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
1973 | if (r) { | |
1974 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); | |
1975 | return r; | |
1976 | } | |
1977 | ||
e409b128 | 1978 | r = uvd_v2_2_resume(rdev); |
f2ba57b5 CK |
1979 | if (!r) { |
1980 | r = radeon_fence_driver_start_ring(rdev, | |
1981 | R600_RING_TYPE_UVD_INDEX); | |
1982 | if (r) | |
1983 | dev_err(rdev->dev, "UVD fences init error (%d).\n", r); | |
1984 | } | |
1985 | if (r) | |
1986 | rdev->ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0; | |
1987 | ||
30eb77f4 JG |
1988 | r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP1_INDEX); |
1989 | if (r) { | |
1990 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); | |
1991 | return r; | |
1992 | } | |
1993 | ||
1994 | r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_CP2_INDEX); | |
1995 | if (r) { | |
1996 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); | |
1997 | return r; | |
1998 | } | |
1999 | ||
f60cbd11 AD |
2000 | r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_DMA_INDEX); |
2001 | if (r) { | |
2002 | dev_err(rdev->dev, "failed initializing DMA fences (%d).\n", r); | |
2003 | return r; | |
2004 | } | |
2005 | ||
2006 | r = radeon_fence_driver_start_ring(rdev, CAYMAN_RING_TYPE_DMA1_INDEX); | |
2007 | if (r) { | |
2008 | dev_err(rdev->dev, "failed initializing DMA fences (%d).\n", r); | |
2009 | return r; | |
2010 | } | |
2011 | ||
755d819e | 2012 | /* Enable IRQ */ |
e49f3959 AH |
2013 | if (!rdev->irq.installed) { |
2014 | r = radeon_irq_kms_init(rdev); | |
2015 | if (r) | |
2016 | return r; | |
2017 | } | |
2018 | ||
755d819e AD |
2019 | r = r600_irq_init(rdev); |
2020 | if (r) { | |
2021 | DRM_ERROR("radeon: IH init failed (%d).\n", r); | |
2022 | radeon_irq_kms_fini(rdev); | |
2023 | return r; | |
2024 | } | |
2025 | evergreen_irq_set(rdev); | |
2026 | ||
e32eb50d | 2027 | r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP_RPTR_OFFSET, |
2e1e6dad | 2028 | RADEON_CP_PACKET2); |
755d819e AD |
2029 | if (r) |
2030 | return r; | |
f60cbd11 AD |
2031 | |
2032 | ring = &rdev->ring[R600_RING_TYPE_DMA_INDEX]; | |
2033 | r = radeon_ring_init(rdev, ring, ring->ring_size, R600_WB_DMA_RPTR_OFFSET, | |
2e1e6dad | 2034 | DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0)); |
f60cbd11 AD |
2035 | if (r) |
2036 | return r; | |
2037 | ||
2038 | ring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX]; | |
2039 | r = radeon_ring_init(rdev, ring, ring->ring_size, CAYMAN_WB_DMA1_RPTR_OFFSET, | |
2e1e6dad | 2040 | DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0)); |
f60cbd11 AD |
2041 | if (r) |
2042 | return r; | |
2043 | ||
755d819e AD |
2044 | r = cayman_cp_load_microcode(rdev); |
2045 | if (r) | |
2046 | return r; | |
2047 | r = cayman_cp_resume(rdev); | |
2048 | if (r) | |
2049 | return r; | |
2050 | ||
f60cbd11 AD |
2051 | r = cayman_dma_resume(rdev); |
2052 | if (r) | |
2053 | return r; | |
2054 | ||
f2ba57b5 CK |
2055 | ring = &rdev->ring[R600_RING_TYPE_UVD_INDEX]; |
2056 | if (ring->ring_size) { | |
02c9f7fa | 2057 | r = radeon_ring_init(rdev, ring, ring->ring_size, 0, |
2e1e6dad | 2058 | RADEON_CP_PACKET2); |
f2ba57b5 | 2059 | if (!r) |
e409b128 | 2060 | r = uvd_v1_0_init(rdev); |
f2ba57b5 CK |
2061 | if (r) |
2062 | DRM_ERROR("radeon: failed initializing UVD (%d).\n", r); | |
2063 | } | |
2064 | ||
2898c348 CK |
2065 | r = radeon_ib_pool_init(rdev); |
2066 | if (r) { | |
2067 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); | |
b15ba512 | 2068 | return r; |
2898c348 | 2069 | } |
b15ba512 | 2070 | |
c6105f24 CK |
2071 | r = radeon_vm_manager_init(rdev); |
2072 | if (r) { | |
2073 | dev_err(rdev->dev, "vm manager initialization failed (%d).\n", r); | |
721604a1 | 2074 | return r; |
c6105f24 | 2075 | } |
721604a1 | 2076 | |
b530602f AD |
2077 | if (ASIC_IS_DCE6(rdev)) { |
2078 | r = dce6_audio_init(rdev); | |
2079 | if (r) | |
2080 | return r; | |
2081 | } else { | |
2082 | r = r600_audio_init(rdev); | |
2083 | if (r) | |
2084 | return r; | |
2085 | } | |
6b53a050 | 2086 | |
755d819e AD |
2087 | return 0; |
2088 | } | |
2089 | ||
2090 | int cayman_resume(struct radeon_device *rdev) | |
2091 | { | |
2092 | int r; | |
2093 | ||
2094 | /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw, | |
2095 | * posting will perform necessary task to bring back GPU into good | |
2096 | * shape. | |
2097 | */ | |
2098 | /* post card */ | |
2099 | atom_asic_init(rdev->mode_info.atom_context); | |
2100 | ||
a2c96a21 AD |
2101 | /* init golden registers */ |
2102 | ni_init_golden_registers(rdev); | |
2103 | ||
6c7bccea AD |
2104 | radeon_pm_resume(rdev); |
2105 | ||
b15ba512 | 2106 | rdev->accel_working = true; |
755d819e AD |
2107 | r = cayman_startup(rdev); |
2108 | if (r) { | |
2109 | DRM_ERROR("cayman startup failed on resume\n"); | |
6b7746e8 | 2110 | rdev->accel_working = false; |
755d819e AD |
2111 | return r; |
2112 | } | |
755d819e | 2113 | return r; |
755d819e AD |
2114 | } |
2115 | ||
2116 | int cayman_suspend(struct radeon_device *rdev) | |
2117 | { | |
6c7bccea | 2118 | radeon_pm_suspend(rdev); |
b530602f AD |
2119 | if (ASIC_IS_DCE6(rdev)) |
2120 | dce6_audio_fini(rdev); | |
2121 | else | |
2122 | r600_audio_fini(rdev); | |
fa3daf9a | 2123 | radeon_vm_manager_fini(rdev); |
755d819e | 2124 | cayman_cp_enable(rdev, false); |
f60cbd11 | 2125 | cayman_dma_stop(rdev); |
e409b128 | 2126 | uvd_v1_0_fini(rdev); |
f2ba57b5 | 2127 | radeon_uvd_suspend(rdev); |
755d819e AD |
2128 | evergreen_irq_suspend(rdev); |
2129 | radeon_wb_disable(rdev); | |
2130 | cayman_pcie_gart_disable(rdev); | |
755d819e AD |
2131 | return 0; |
2132 | } | |
2133 | ||
2134 | /* Plan is to move initialization in that function and use | |
2135 | * helper function so that radeon_device_init pretty much | |
2136 | * do nothing more than calling asic specific function. This | |
2137 | * should also allow to remove a bunch of callback function | |
2138 | * like vram_info. | |
2139 | */ | |
2140 | int cayman_init(struct radeon_device *rdev) | |
2141 | { | |
e32eb50d | 2142 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
755d819e AD |
2143 | int r; |
2144 | ||
755d819e AD |
2145 | /* Read BIOS */ |
2146 | if (!radeon_get_bios(rdev)) { | |
2147 | if (ASIC_IS_AVIVO(rdev)) | |
2148 | return -EINVAL; | |
2149 | } | |
2150 | /* Must be an ATOMBIOS */ | |
2151 | if (!rdev->is_atom_bios) { | |
2152 | dev_err(rdev->dev, "Expecting atombios for cayman GPU\n"); | |
2153 | return -EINVAL; | |
2154 | } | |
2155 | r = radeon_atombios_init(rdev); | |
2156 | if (r) | |
2157 | return r; | |
2158 | ||
2159 | /* Post card if necessary */ | |
2160 | if (!radeon_card_posted(rdev)) { | |
2161 | if (!rdev->bios) { | |
2162 | dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n"); | |
2163 | return -EINVAL; | |
2164 | } | |
2165 | DRM_INFO("GPU not posted. posting now...\n"); | |
2166 | atom_asic_init(rdev->mode_info.atom_context); | |
2167 | } | |
a2c96a21 AD |
2168 | /* init golden registers */ |
2169 | ni_init_golden_registers(rdev); | |
755d819e AD |
2170 | /* Initialize scratch registers */ |
2171 | r600_scratch_init(rdev); | |
2172 | /* Initialize surface registers */ | |
2173 | radeon_surface_init(rdev); | |
2174 | /* Initialize clocks */ | |
2175 | radeon_get_clock_info(rdev->ddev); | |
2176 | /* Fence driver */ | |
30eb77f4 | 2177 | r = radeon_fence_driver_init(rdev); |
755d819e AD |
2178 | if (r) |
2179 | return r; | |
2180 | /* initialize memory controller */ | |
2181 | r = evergreen_mc_init(rdev); | |
2182 | if (r) | |
2183 | return r; | |
2184 | /* Memory manager */ | |
2185 | r = radeon_bo_init(rdev); | |
2186 | if (r) | |
2187 | return r; | |
2188 | ||
01ac8794 AD |
2189 | if (rdev->flags & RADEON_IS_IGP) { |
2190 | if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw) { | |
2191 | r = ni_init_microcode(rdev); | |
2192 | if (r) { | |
2193 | DRM_ERROR("Failed to load firmware!\n"); | |
2194 | return r; | |
2195 | } | |
2196 | } | |
2197 | } else { | |
2198 | if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw || !rdev->mc_fw) { | |
2199 | r = ni_init_microcode(rdev); | |
2200 | if (r) { | |
2201 | DRM_ERROR("Failed to load firmware!\n"); | |
2202 | return r; | |
2203 | } | |
2204 | } | |
2205 | } | |
2206 | ||
6c7bccea AD |
2207 | /* Initialize power management */ |
2208 | radeon_pm_init(rdev); | |
2209 | ||
e32eb50d CK |
2210 | ring->ring_obj = NULL; |
2211 | r600_ring_init(rdev, ring, 1024 * 1024); | |
755d819e | 2212 | |
f60cbd11 AD |
2213 | ring = &rdev->ring[R600_RING_TYPE_DMA_INDEX]; |
2214 | ring->ring_obj = NULL; | |
2215 | r600_ring_init(rdev, ring, 64 * 1024); | |
2216 | ||
2217 | ring = &rdev->ring[CAYMAN_RING_TYPE_DMA1_INDEX]; | |
2218 | ring->ring_obj = NULL; | |
2219 | r600_ring_init(rdev, ring, 64 * 1024); | |
2220 | ||
f2ba57b5 CK |
2221 | r = radeon_uvd_init(rdev); |
2222 | if (!r) { | |
2223 | ring = &rdev->ring[R600_RING_TYPE_UVD_INDEX]; | |
2224 | ring->ring_obj = NULL; | |
2225 | r600_ring_init(rdev, ring, 4096); | |
2226 | } | |
2227 | ||
755d819e AD |
2228 | rdev->ih.ring_obj = NULL; |
2229 | r600_ih_ring_init(rdev, 64 * 1024); | |
2230 | ||
2231 | r = r600_pcie_gart_init(rdev); | |
2232 | if (r) | |
2233 | return r; | |
2234 | ||
2235 | rdev->accel_working = true; | |
2236 | r = cayman_startup(rdev); | |
2237 | if (r) { | |
2238 | dev_err(rdev->dev, "disabling GPU acceleration\n"); | |
2239 | cayman_cp_fini(rdev); | |
f60cbd11 | 2240 | cayman_dma_fini(rdev); |
755d819e | 2241 | r600_irq_fini(rdev); |
c420c745 | 2242 | if (rdev->flags & RADEON_IS_IGP) |
2948f5e6 | 2243 | sumo_rlc_fini(rdev); |
755d819e | 2244 | radeon_wb_fini(rdev); |
2898c348 | 2245 | radeon_ib_pool_fini(rdev); |
721604a1 | 2246 | radeon_vm_manager_fini(rdev); |
755d819e AD |
2247 | radeon_irq_kms_fini(rdev); |
2248 | cayman_pcie_gart_fini(rdev); | |
2249 | rdev->accel_working = false; | |
2250 | } | |
755d819e AD |
2251 | |
2252 | /* Don't start up if the MC ucode is missing. | |
2253 | * The default clocks and voltages before the MC ucode | |
2254 | * is loaded are not suffient for advanced operations. | |
c420c745 AD |
2255 | * |
2256 | * We can skip this check for TN, because there is no MC | |
2257 | * ucode. | |
755d819e | 2258 | */ |
c420c745 | 2259 | if (!rdev->mc_fw && !(rdev->flags & RADEON_IS_IGP)) { |
755d819e AD |
2260 | DRM_ERROR("radeon: MC ucode required for NI+.\n"); |
2261 | return -EINVAL; | |
2262 | } | |
2263 | ||
2264 | return 0; | |
2265 | } | |
2266 | ||
2267 | void cayman_fini(struct radeon_device *rdev) | |
2268 | { | |
6c7bccea | 2269 | radeon_pm_fini(rdev); |
755d819e | 2270 | cayman_cp_fini(rdev); |
f60cbd11 | 2271 | cayman_dma_fini(rdev); |
755d819e | 2272 | r600_irq_fini(rdev); |
c420c745 | 2273 | if (rdev->flags & RADEON_IS_IGP) |
2948f5e6 | 2274 | sumo_rlc_fini(rdev); |
755d819e | 2275 | radeon_wb_fini(rdev); |
721604a1 | 2276 | radeon_vm_manager_fini(rdev); |
2898c348 | 2277 | radeon_ib_pool_fini(rdev); |
755d819e | 2278 | radeon_irq_kms_fini(rdev); |
e409b128 | 2279 | uvd_v1_0_fini(rdev); |
f2ba57b5 | 2280 | radeon_uvd_fini(rdev); |
755d819e | 2281 | cayman_pcie_gart_fini(rdev); |
16cdf04d | 2282 | r600_vram_scratch_fini(rdev); |
755d819e AD |
2283 | radeon_gem_fini(rdev); |
2284 | radeon_fence_driver_fini(rdev); | |
2285 | radeon_bo_fini(rdev); | |
2286 | radeon_atombios_fini(rdev); | |
2287 | kfree(rdev->bios); | |
2288 | rdev->bios = NULL; | |
2289 | } | |
2290 | ||
721604a1 JG |
2291 | /* |
2292 | * vm | |
2293 | */ | |
2294 | int cayman_vm_init(struct radeon_device *rdev) | |
2295 | { | |
2296 | /* number of VMs */ | |
2297 | rdev->vm_manager.nvm = 8; | |
2298 | /* base offset of vram pages */ | |
e71270fd AD |
2299 | if (rdev->flags & RADEON_IS_IGP) { |
2300 | u64 tmp = RREG32(FUS_MC_VM_FB_OFFSET); | |
2301 | tmp <<= 22; | |
2302 | rdev->vm_manager.vram_base_offset = tmp; | |
2303 | } else | |
2304 | rdev->vm_manager.vram_base_offset = 0; | |
721604a1 JG |
2305 | return 0; |
2306 | } | |
2307 | ||
2308 | void cayman_vm_fini(struct radeon_device *rdev) | |
2309 | { | |
2310 | } | |
2311 | ||
54e2e49c AD |
2312 | /** |
2313 | * cayman_vm_decode_fault - print human readable fault info | |
2314 | * | |
2315 | * @rdev: radeon_device pointer | |
2316 | * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value | |
2317 | * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value | |
2318 | * | |
2319 | * Print human readable fault information (cayman/TN). | |
2320 | */ | |
2321 | void cayman_vm_decode_fault(struct radeon_device *rdev, | |
2322 | u32 status, u32 addr) | |
2323 | { | |
2324 | u32 mc_id = (status & MEMORY_CLIENT_ID_MASK) >> MEMORY_CLIENT_ID_SHIFT; | |
2325 | u32 vmid = (status & FAULT_VMID_MASK) >> FAULT_VMID_SHIFT; | |
2326 | u32 protections = (status & PROTECTIONS_MASK) >> PROTECTIONS_SHIFT; | |
2327 | char *block; | |
2328 | ||
2329 | switch (mc_id) { | |
2330 | case 32: | |
2331 | case 16: | |
2332 | case 96: | |
2333 | case 80: | |
2334 | case 160: | |
2335 | case 144: | |
2336 | case 224: | |
2337 | case 208: | |
2338 | block = "CB"; | |
2339 | break; | |
2340 | case 33: | |
2341 | case 17: | |
2342 | case 97: | |
2343 | case 81: | |
2344 | case 161: | |
2345 | case 145: | |
2346 | case 225: | |
2347 | case 209: | |
2348 | block = "CB_FMASK"; | |
2349 | break; | |
2350 | case 34: | |
2351 | case 18: | |
2352 | case 98: | |
2353 | case 82: | |
2354 | case 162: | |
2355 | case 146: | |
2356 | case 226: | |
2357 | case 210: | |
2358 | block = "CB_CMASK"; | |
2359 | break; | |
2360 | case 35: | |
2361 | case 19: | |
2362 | case 99: | |
2363 | case 83: | |
2364 | case 163: | |
2365 | case 147: | |
2366 | case 227: | |
2367 | case 211: | |
2368 | block = "CB_IMMED"; | |
2369 | break; | |
2370 | case 36: | |
2371 | case 20: | |
2372 | case 100: | |
2373 | case 84: | |
2374 | case 164: | |
2375 | case 148: | |
2376 | case 228: | |
2377 | case 212: | |
2378 | block = "DB"; | |
2379 | break; | |
2380 | case 37: | |
2381 | case 21: | |
2382 | case 101: | |
2383 | case 85: | |
2384 | case 165: | |
2385 | case 149: | |
2386 | case 229: | |
2387 | case 213: | |
2388 | block = "DB_HTILE"; | |
2389 | break; | |
2390 | case 38: | |
2391 | case 22: | |
2392 | case 102: | |
2393 | case 86: | |
2394 | case 166: | |
2395 | case 150: | |
2396 | case 230: | |
2397 | case 214: | |
2398 | block = "SX"; | |
2399 | break; | |
2400 | case 39: | |
2401 | case 23: | |
2402 | case 103: | |
2403 | case 87: | |
2404 | case 167: | |
2405 | case 151: | |
2406 | case 231: | |
2407 | case 215: | |
2408 | block = "DB_STEN"; | |
2409 | break; | |
2410 | case 40: | |
2411 | case 24: | |
2412 | case 104: | |
2413 | case 88: | |
2414 | case 232: | |
2415 | case 216: | |
2416 | case 168: | |
2417 | case 152: | |
2418 | block = "TC_TFETCH"; | |
2419 | break; | |
2420 | case 41: | |
2421 | case 25: | |
2422 | case 105: | |
2423 | case 89: | |
2424 | case 233: | |
2425 | case 217: | |
2426 | case 169: | |
2427 | case 153: | |
2428 | block = "TC_VFETCH"; | |
2429 | break; | |
2430 | case 42: | |
2431 | case 26: | |
2432 | case 106: | |
2433 | case 90: | |
2434 | case 234: | |
2435 | case 218: | |
2436 | case 170: | |
2437 | case 154: | |
2438 | block = "VC"; | |
2439 | break; | |
2440 | case 112: | |
2441 | block = "CP"; | |
2442 | break; | |
2443 | case 113: | |
2444 | case 114: | |
2445 | block = "SH"; | |
2446 | break; | |
2447 | case 115: | |
2448 | block = "VGT"; | |
2449 | break; | |
2450 | case 178: | |
2451 | block = "IH"; | |
2452 | break; | |
2453 | case 51: | |
2454 | block = "RLC"; | |
2455 | break; | |
2456 | case 55: | |
2457 | block = "DMA"; | |
2458 | break; | |
2459 | case 56: | |
2460 | block = "HDP"; | |
2461 | break; | |
2462 | default: | |
2463 | block = "unknown"; | |
2464 | break; | |
2465 | } | |
2466 | ||
2467 | printk("VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n", | |
2468 | protections, vmid, addr, | |
2469 | (status & MEMORY_CLIENT_RW_MASK) ? "write" : "read", | |
2470 | block, mc_id); | |
2471 | } | |
2472 | ||
7a083293 AD |
2473 | /** |
2474 | * cayman_vm_flush - vm flush using the CP | |
2475 | * | |
2476 | * @rdev: radeon_device pointer | |
2477 | * | |
2478 | * Update the page table base and flush the VM TLB | |
2479 | * using the CP (cayman-si). | |
2480 | */ | |
498522b4 | 2481 | void cayman_vm_flush(struct radeon_device *rdev, int ridx, struct radeon_vm *vm) |
721604a1 | 2482 | { |
498522b4 | 2483 | struct radeon_ring *ring = &rdev->ring[ridx]; |
9b40e5d8 | 2484 | |
ee60e29f | 2485 | if (vm == NULL) |
9b40e5d8 CK |
2486 | return; |
2487 | ||
ee60e29f | 2488 | radeon_ring_write(ring, PACKET0(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm->id << 2), 0)); |
fa87e62d | 2489 | radeon_ring_write(ring, vm->pd_gpu_addr >> 12); |
ee60e29f | 2490 | |
9b40e5d8 CK |
2491 | /* flush hdp cache */ |
2492 | radeon_ring_write(ring, PACKET0(HDP_MEM_COHERENCY_FLUSH_CNTL, 0)); | |
2493 | radeon_ring_write(ring, 0x1); | |
2494 | ||
2495 | /* bits 0-7 are the VM contexts0-7 */ | |
2496 | radeon_ring_write(ring, PACKET0(VM_INVALIDATE_REQUEST, 0)); | |
498522b4 | 2497 | radeon_ring_write(ring, 1 << vm->id); |
58f8cf56 CK |
2498 | |
2499 | /* sync PFP to ME, otherwise we might get invalid PFP reads */ | |
2500 | radeon_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0)); | |
2501 | radeon_ring_write(ring, 0x0); | |
721604a1 | 2502 | } |