]>
Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
c182615f | 28 | |
2ef79416 | 29 | #include <linux/pci.h> |
771fe6b9 | 30 | #include <linux/seq_file.h> |
5a0e3ad6 | 31 | #include <linux/slab.h> |
c182615f SR |
32 | |
33 | #include <drm/drm_debugfs.h> | |
34 | #include <drm/drm_device.h> | |
35 | #include <drm/drm_file.h> | |
c182615f | 36 | |
9f022ddf | 37 | #include "atom.h" |
62cdc0c2 | 38 | #include "r100d.h" |
804c7559 | 39 | #include "r420_reg_safe.h" |
c182615f SR |
40 | #include "r420d.h" |
41 | #include "radeon.h" | |
42 | #include "radeon_asic.h" | |
43 | #include "radeon_reg.h" | |
804c7559 | 44 | |
ce8f5370 AD |
45 | void r420_pm_init_profile(struct radeon_device *rdev) |
46 | { | |
47 | /* default */ | |
48 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev->pm.default_power_state_index; | |
49 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
50 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0; | |
51 | rdev->pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0; | |
52 | /* low sh */ | |
53 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 0; | |
c9e75b21 | 54 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 0; |
ce8f5370 AD |
55 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0; |
56 | rdev->pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0; | |
c9e75b21 AD |
57 | /* mid sh */ |
58 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 0; | |
59 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 1; | |
60 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0; | |
61 | rdev->pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0; | |
ce8f5370 AD |
62 | /* high sh */ |
63 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 0; | |
64 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
65 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0; | |
66 | rdev->pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0; | |
67 | /* low mh */ | |
68 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 0; | |
69 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
70 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0; | |
71 | rdev->pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0; | |
c9e75b21 AD |
72 | /* mid mh */ |
73 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 0; | |
74 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
75 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0; | |
76 | rdev->pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0; | |
ce8f5370 AD |
77 | /* high mh */ |
78 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 0; | |
79 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = rdev->pm.default_power_state_index; | |
80 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0; | |
81 | rdev->pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0; | |
82 | } | |
83 | ||
804c7559 AD |
84 | static void r420_set_reg_safe(struct radeon_device *rdev) |
85 | { | |
86 | rdev->config.r300.reg_safe_bm = r420_reg_safe_bm; | |
87 | rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(r420_reg_safe_bm); | |
88 | } | |
771fe6b9 | 89 | |
771fe6b9 JG |
90 | void r420_pipes_init(struct radeon_device *rdev) |
91 | { | |
92 | unsigned tmp; | |
93 | unsigned gb_pipe_select; | |
94 | unsigned num_pipes; | |
95 | ||
96 | /* GA_ENHANCE workaround TCL deadlock issue */ | |
4612dc97 AD |
97 | WREG32(R300_GA_ENHANCE, R300_GA_DEADLOCK_CNTL | R300_GA_FASTSYNC_CNTL | |
98 | (1 << 2) | (1 << 3)); | |
18a4cd2e DA |
99 | /* add idle wait as per freedesktop.org bug 24041 */ |
100 | if (r100_gui_wait_for_idle(rdev)) { | |
7ca85295 | 101 | pr_warn("Failed to wait GUI idle while programming pipes. Bad things might happen.\n"); |
18a4cd2e | 102 | } |
771fe6b9 | 103 | /* get max number of pipes */ |
d75ee3be | 104 | gb_pipe_select = RREG32(R400_GB_PIPE_SELECT); |
771fe6b9 | 105 | num_pipes = ((gb_pipe_select >> 12) & 3) + 1; |
94f7bf64 TV |
106 | |
107 | /* SE chips have 1 pipe */ | |
108 | if ((rdev->pdev->device == 0x5e4c) || | |
109 | (rdev->pdev->device == 0x5e4f)) | |
110 | num_pipes = 1; | |
111 | ||
771fe6b9 JG |
112 | rdev->num_gb_pipes = num_pipes; |
113 | tmp = 0; | |
114 | switch (num_pipes) { | |
115 | default: | |
116 | /* force to 1 pipe */ | |
117 | num_pipes = 1; | |
df561f66 | 118 | fallthrough; |
771fe6b9 JG |
119 | case 1: |
120 | tmp = (0 << 1); | |
121 | break; | |
122 | case 2: | |
123 | tmp = (3 << 1); | |
124 | break; | |
125 | case 3: | |
126 | tmp = (6 << 1); | |
127 | break; | |
128 | case 4: | |
129 | tmp = (7 << 1); | |
130 | break; | |
131 | } | |
4612dc97 | 132 | WREG32(R500_SU_REG_DEST, (1 << num_pipes) - 1); |
771fe6b9 | 133 | /* Sub pixel 1/12 so we can have 4K rendering according to doc */ |
4612dc97 AD |
134 | tmp |= R300_TILE_SIZE_16 | R300_ENABLE_TILING; |
135 | WREG32(R300_GB_TILE_CONFIG, tmp); | |
771fe6b9 | 136 | if (r100_gui_wait_for_idle(rdev)) { |
7ca85295 | 137 | pr_warn("Failed to wait GUI idle while programming pipes. Bad things might happen.\n"); |
771fe6b9 JG |
138 | } |
139 | ||
4612dc97 AD |
140 | tmp = RREG32(R300_DST_PIPE_CONFIG); |
141 | WREG32(R300_DST_PIPE_CONFIG, tmp | R300_PIPE_AUTO_CONFIG); | |
771fe6b9 JG |
142 | |
143 | WREG32(R300_RB2D_DSTCACHE_MODE, | |
144 | RREG32(R300_RB2D_DSTCACHE_MODE) | | |
145 | R300_DC_AUTOFLUSH_ENABLE | | |
146 | R300_DC_DC_DISABLE_IGNORE_PE); | |
147 | ||
148 | if (r100_gui_wait_for_idle(rdev)) { | |
7ca85295 | 149 | pr_warn("Failed to wait GUI idle while programming pipes. Bad things might happen.\n"); |
771fe6b9 | 150 | } |
f779b3e5 AD |
151 | |
152 | if (rdev->family == CHIP_RV530) { | |
153 | tmp = RREG32(RV530_GB_PIPE_SELECT2); | |
154 | if ((tmp & 3) == 3) | |
155 | rdev->num_z_pipes = 2; | |
156 | else | |
157 | rdev->num_z_pipes = 1; | |
158 | } else | |
159 | rdev->num_z_pipes = 1; | |
160 | ||
161 | DRM_INFO("radeon: %d quad pipes, %d z pipes initialized.\n", | |
162 | rdev->num_gb_pipes, rdev->num_z_pipes); | |
771fe6b9 JG |
163 | } |
164 | ||
9f022ddf | 165 | u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg) |
771fe6b9 | 166 | { |
0a5b7b0b | 167 | unsigned long flags; |
9f022ddf JG |
168 | u32 r; |
169 | ||
0a5b7b0b | 170 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); |
9f022ddf JG |
171 | WREG32(R_0001F8_MC_IND_INDEX, S_0001F8_MC_IND_ADDR(reg)); |
172 | r = RREG32(R_0001FC_MC_IND_DATA); | |
0a5b7b0b | 173 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
9f022ddf JG |
174 | return r; |
175 | } | |
176 | ||
177 | void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v) | |
178 | { | |
0a5b7b0b AD |
179 | unsigned long flags; |
180 | ||
181 | spin_lock_irqsave(&rdev->mc_idx_lock, flags); | |
9f022ddf JG |
182 | WREG32(R_0001F8_MC_IND_INDEX, S_0001F8_MC_IND_ADDR(reg) | |
183 | S_0001F8_MC_IND_WR_EN(1)); | |
184 | WREG32(R_0001FC_MC_IND_DATA, v); | |
0a5b7b0b | 185 | spin_unlock_irqrestore(&rdev->mc_idx_lock, flags); |
9f022ddf JG |
186 | } |
187 | ||
188 | static void r420_debugfs(struct radeon_device *rdev) | |
189 | { | |
190 | if (r100_debugfs_rbbm_init(rdev)) { | |
191 | DRM_ERROR("Failed to register debugfs file for RBBM !\n"); | |
192 | } | |
193 | if (r420_debugfs_pipes_info_init(rdev)) { | |
194 | DRM_ERROR("Failed to register debugfs file for pipes !\n"); | |
195 | } | |
196 | } | |
197 | ||
198 | static void r420_clock_resume(struct radeon_device *rdev) | |
199 | { | |
200 | u32 sclk_cntl; | |
ca6ffc64 JG |
201 | |
202 | if (radeon_dynclks != -1 && radeon_dynclks) | |
203 | radeon_atom_set_clock_gating(rdev, 1); | |
9f022ddf JG |
204 | sclk_cntl = RREG32_PLL(R_00000D_SCLK_CNTL); |
205 | sclk_cntl |= S_00000D_FORCE_CP(1) | S_00000D_FORCE_VIP(1); | |
206 | if (rdev->family == CHIP_R420) | |
207 | sclk_cntl |= S_00000D_FORCE_PX(1) | S_00000D_FORCE_TX(1); | |
208 | WREG32_PLL(R_00000D_SCLK_CNTL, sclk_cntl); | |
209 | } | |
210 | ||
62cdc0c2 CS |
211 | static void r420_cp_errata_init(struct radeon_device *rdev) |
212 | { | |
c346fb74 | 213 | int r; |
e32eb50d | 214 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
7b1f2485 | 215 | |
62cdc0c2 CS |
216 | /* RV410 and R420 can lock up if CP DMA to host memory happens |
217 | * while the 2D engine is busy. | |
218 | * | |
219 | * The proper workaround is to queue a RESYNC at the beginning | |
220 | * of the CP init, apparently. | |
221 | */ | |
222 | radeon_scratch_get(rdev, &rdev->config.r300.resync_scratch); | |
c346fb74 PB |
223 | r = radeon_ring_lock(rdev, ring, 8); |
224 | WARN_ON(r); | |
e32eb50d CK |
225 | radeon_ring_write(ring, PACKET0(R300_CP_RESYNC_ADDR, 1)); |
226 | radeon_ring_write(ring, rdev->config.r300.resync_scratch); | |
227 | radeon_ring_write(ring, 0xDEADBEEF); | |
1538a9e0 | 228 | radeon_ring_unlock_commit(rdev, ring, false); |
62cdc0c2 CS |
229 | } |
230 | ||
231 | static void r420_cp_errata_fini(struct radeon_device *rdev) | |
232 | { | |
c346fb74 | 233 | int r; |
e32eb50d | 234 | struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]; |
7b1f2485 | 235 | |
62cdc0c2 CS |
236 | /* Catch the RESYNC we dispatched all the way back, |
237 | * at the very beginning of the CP init. | |
238 | */ | |
c346fb74 PB |
239 | r = radeon_ring_lock(rdev, ring, 8); |
240 | WARN_ON(r); | |
e32eb50d CK |
241 | radeon_ring_write(ring, PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); |
242 | radeon_ring_write(ring, R300_RB3D_DC_FINISH); | |
1538a9e0 | 243 | radeon_ring_unlock_commit(rdev, ring, false); |
62cdc0c2 CS |
244 | radeon_scratch_free(rdev, rdev->config.r300.resync_scratch); |
245 | } | |
246 | ||
fc30b8ef | 247 | static int r420_startup(struct radeon_device *rdev) |
9f022ddf JG |
248 | { |
249 | int r; | |
250 | ||
92cde00c AD |
251 | /* set common regs */ |
252 | r100_set_common_regs(rdev); | |
253 | /* program mc */ | |
9f022ddf | 254 | r300_mc_program(rdev); |
ca6ffc64 JG |
255 | /* Resume clock */ |
256 | r420_clock_resume(rdev); | |
9f022ddf JG |
257 | /* Initialize GART (initialize after TTM so we can allocate |
258 | * memory through TTM but finalize after TTM) */ | |
4aac0473 JG |
259 | if (rdev->flags & RADEON_IS_PCIE) { |
260 | r = rv370_pcie_gart_enable(rdev); | |
261 | if (r) | |
262 | return r; | |
263 | } | |
264 | if (rdev->flags & RADEON_IS_PCI) { | |
265 | r = r100_pci_gart_enable(rdev); | |
266 | if (r) | |
267 | return r; | |
9f022ddf | 268 | } |
771fe6b9 | 269 | r420_pipes_init(rdev); |
724c80e1 AD |
270 | |
271 | /* allocate wb buffer */ | |
272 | r = radeon_wb_init(rdev); | |
273 | if (r) | |
274 | return r; | |
275 | ||
30eb77f4 JG |
276 | r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX); |
277 | if (r) { | |
278 | dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r); | |
279 | return r; | |
280 | } | |
281 | ||
9f022ddf | 282 | /* Enable IRQ */ |
e49f3959 AH |
283 | if (!rdev->irq.installed) { |
284 | r = radeon_irq_kms_init(rdev); | |
285 | if (r) | |
286 | return r; | |
287 | } | |
288 | ||
9f022ddf | 289 | r100_irq_set(rdev); |
cafe6609 | 290 | rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL); |
9f022ddf JG |
291 | /* 1M ring buffer */ |
292 | r = r100_cp_init(rdev, 1024 * 1024); | |
293 | if (r) { | |
ec4f2ac4 | 294 | dev_err(rdev->dev, "failed initializing CP (%d).\n", r); |
9f022ddf JG |
295 | return r; |
296 | } | |
62cdc0c2 | 297 | r420_cp_errata_init(rdev); |
b15ba512 | 298 | |
2898c348 CK |
299 | r = radeon_ib_pool_init(rdev); |
300 | if (r) { | |
301 | dev_err(rdev->dev, "IB initialization failed (%d).\n", r); | |
b15ba512 | 302 | return r; |
2898c348 | 303 | } |
b15ba512 | 304 | |
9f022ddf | 305 | return 0; |
771fe6b9 JG |
306 | } |
307 | ||
fc30b8ef DA |
308 | int r420_resume(struct radeon_device *rdev) |
309 | { | |
6b7746e8 JG |
310 | int r; |
311 | ||
fc30b8ef DA |
312 | /* Make sur GART are not working */ |
313 | if (rdev->flags & RADEON_IS_PCIE) | |
314 | rv370_pcie_gart_disable(rdev); | |
315 | if (rdev->flags & RADEON_IS_PCI) | |
316 | r100_pci_gart_disable(rdev); | |
317 | /* Resume clock before doing reset */ | |
318 | r420_clock_resume(rdev); | |
319 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ | |
a2d07b74 | 320 | if (radeon_asic_reset(rdev)) { |
fc30b8ef DA |
321 | dev_warn(rdev->dev, "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", |
322 | RREG32(R_000E40_RBBM_STATUS), | |
323 | RREG32(R_0007C0_CP_STAT)); | |
324 | } | |
325 | /* check if cards are posted or not */ | |
326 | if (rdev->is_atom_bios) { | |
327 | atom_asic_init(rdev->mode_info.atom_context); | |
328 | } else { | |
329 | radeon_combios_asic_init(rdev->ddev); | |
330 | } | |
331 | /* Resume clock after posting */ | |
332 | r420_clock_resume(rdev); | |
550e2d92 DA |
333 | /* Initialize surface registers */ |
334 | radeon_surface_init(rdev); | |
b15ba512 JG |
335 | |
336 | rdev->accel_working = true; | |
6b7746e8 JG |
337 | r = r420_startup(rdev); |
338 | if (r) { | |
339 | rdev->accel_working = false; | |
340 | } | |
341 | return r; | |
fc30b8ef DA |
342 | } |
343 | ||
9f022ddf JG |
344 | int r420_suspend(struct radeon_device *rdev) |
345 | { | |
6c7bccea | 346 | radeon_pm_suspend(rdev); |
62cdc0c2 | 347 | r420_cp_errata_fini(rdev); |
9f022ddf | 348 | r100_cp_disable(rdev); |
724c80e1 | 349 | radeon_wb_disable(rdev); |
9f022ddf | 350 | r100_irq_disable(rdev); |
4aac0473 JG |
351 | if (rdev->flags & RADEON_IS_PCIE) |
352 | rv370_pcie_gart_disable(rdev); | |
353 | if (rdev->flags & RADEON_IS_PCI) | |
354 | r100_pci_gart_disable(rdev); | |
9f022ddf JG |
355 | return 0; |
356 | } | |
771fe6b9 | 357 | |
9f022ddf | 358 | void r420_fini(struct radeon_device *rdev) |
771fe6b9 | 359 | { |
6c7bccea | 360 | radeon_pm_fini(rdev); |
9f022ddf | 361 | r100_cp_fini(rdev); |
724c80e1 | 362 | radeon_wb_fini(rdev); |
2898c348 | 363 | radeon_ib_pool_fini(rdev); |
9f022ddf | 364 | radeon_gem_fini(rdev); |
4aac0473 JG |
365 | if (rdev->flags & RADEON_IS_PCIE) |
366 | rv370_pcie_gart_fini(rdev); | |
367 | if (rdev->flags & RADEON_IS_PCI) | |
368 | r100_pci_gart_fini(rdev); | |
9f022ddf JG |
369 | radeon_agp_fini(rdev); |
370 | radeon_irq_kms_fini(rdev); | |
371 | radeon_fence_driver_fini(rdev); | |
4c788679 | 372 | radeon_bo_fini(rdev); |
9f022ddf JG |
373 | if (rdev->is_atom_bios) { |
374 | radeon_atombios_fini(rdev); | |
375 | } else { | |
376 | radeon_combios_fini(rdev); | |
377 | } | |
378 | kfree(rdev->bios); | |
379 | rdev->bios = NULL; | |
771fe6b9 JG |
380 | } |
381 | ||
9f022ddf JG |
382 | int r420_init(struct radeon_device *rdev) |
383 | { | |
384 | int r; | |
385 | ||
9f022ddf JG |
386 | /* Initialize scratch registers */ |
387 | radeon_scratch_init(rdev); | |
388 | /* Initialize surface registers */ | |
389 | radeon_surface_init(rdev); | |
390 | /* TODO: disable VGA need to use VGA request */ | |
4c712e6c DA |
391 | /* restore some register to sane defaults */ |
392 | r100_restore_sanity(rdev); | |
9f022ddf JG |
393 | /* BIOS*/ |
394 | if (!radeon_get_bios(rdev)) { | |
395 | if (ASIC_IS_AVIVO(rdev)) | |
396 | return -EINVAL; | |
397 | } | |
398 | if (rdev->is_atom_bios) { | |
399 | r = radeon_atombios_init(rdev); | |
400 | if (r) { | |
401 | return r; | |
402 | } | |
403 | } else { | |
404 | r = radeon_combios_init(rdev); | |
405 | if (r) { | |
406 | return r; | |
407 | } | |
408 | } | |
409 | /* Reset gpu before posting otherwise ATOM will enter infinite loop */ | |
a2d07b74 | 410 | if (radeon_asic_reset(rdev)) { |
9f022ddf JG |
411 | dev_warn(rdev->dev, |
412 | "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n", | |
413 | RREG32(R_000E40_RBBM_STATUS), | |
414 | RREG32(R_0007C0_CP_STAT)); | |
415 | } | |
416 | /* check if cards are posted or not */ | |
72542d77 DA |
417 | if (radeon_boot_test_post_card(rdev) == false) |
418 | return -EINVAL; | |
419 | ||
9f022ddf JG |
420 | /* Initialize clocks */ |
421 | radeon_get_clock_info(rdev->ddev); | |
d594e46a JG |
422 | /* initialize AGP */ |
423 | if (rdev->flags & RADEON_IS_AGP) { | |
424 | r = radeon_agp_init(rdev); | |
425 | if (r) { | |
426 | radeon_agp_disable(rdev); | |
427 | } | |
9f022ddf | 428 | } |
d594e46a JG |
429 | /* initialize memory controller */ |
430 | r300_mc_init(rdev); | |
9f022ddf JG |
431 | r420_debugfs(rdev); |
432 | /* Fence driver */ | |
30eb77f4 | 433 | r = radeon_fence_driver_init(rdev); |
9f022ddf JG |
434 | if (r) { |
435 | return r; | |
436 | } | |
9f022ddf | 437 | /* Memory manager */ |
4c788679 | 438 | r = radeon_bo_init(rdev); |
9f022ddf JG |
439 | if (r) { |
440 | return r; | |
441 | } | |
17e15b0c DA |
442 | if (rdev->family == CHIP_R420) |
443 | r100_enable_bm(rdev); | |
444 | ||
4aac0473 JG |
445 | if (rdev->flags & RADEON_IS_PCIE) { |
446 | r = rv370_pcie_gart_init(rdev); | |
447 | if (r) | |
448 | return r; | |
449 | } | |
450 | if (rdev->flags & RADEON_IS_PCI) { | |
451 | r = r100_pci_gart_init(rdev); | |
452 | if (r) | |
453 | return r; | |
454 | } | |
804c7559 | 455 | r420_set_reg_safe(rdev); |
b15ba512 | 456 | |
6c7bccea AD |
457 | /* Initialize power management */ |
458 | radeon_pm_init(rdev); | |
459 | ||
733289c2 | 460 | rdev->accel_working = true; |
fc30b8ef | 461 | r = r420_startup(rdev); |
9f022ddf JG |
462 | if (r) { |
463 | /* Somethings want wront with the accel init stop accel */ | |
464 | dev_err(rdev->dev, "Disabling GPU acceleration\n"); | |
9f022ddf | 465 | r100_cp_fini(rdev); |
724c80e1 | 466 | radeon_wb_fini(rdev); |
2898c348 | 467 | radeon_ib_pool_fini(rdev); |
655efd3d | 468 | radeon_irq_kms_fini(rdev); |
4aac0473 JG |
469 | if (rdev->flags & RADEON_IS_PCIE) |
470 | rv370_pcie_gart_fini(rdev); | |
471 | if (rdev->flags & RADEON_IS_PCI) | |
472 | r100_pci_gart_fini(rdev); | |
9f022ddf | 473 | radeon_agp_fini(rdev); |
733289c2 | 474 | rdev->accel_working = false; |
9f022ddf JG |
475 | } |
476 | return 0; | |
477 | } | |
771fe6b9 JG |
478 | |
479 | /* | |
480 | * Debugfs info | |
481 | */ | |
482 | #if defined(CONFIG_DEBUG_FS) | |
483 | static int r420_debugfs_pipes_info(struct seq_file *m, void *data) | |
484 | { | |
485 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
486 | struct drm_device *dev = node->minor->dev; | |
487 | struct radeon_device *rdev = dev->dev_private; | |
488 | uint32_t tmp; | |
489 | ||
490 | tmp = RREG32(R400_GB_PIPE_SELECT); | |
491 | seq_printf(m, "GB_PIPE_SELECT 0x%08x\n", tmp); | |
492 | tmp = RREG32(R300_GB_TILE_CONFIG); | |
493 | seq_printf(m, "GB_TILE_CONFIG 0x%08x\n", tmp); | |
494 | tmp = RREG32(R300_DST_PIPE_CONFIG); | |
495 | seq_printf(m, "DST_PIPE_CONFIG 0x%08x\n", tmp); | |
496 | return 0; | |
497 | } | |
498 | ||
499 | static struct drm_info_list r420_pipes_info_list[] = { | |
500 | {"r420_pipes_info", r420_debugfs_pipes_info, 0, NULL}, | |
501 | }; | |
502 | #endif | |
503 | ||
504 | int r420_debugfs_pipes_info_init(struct radeon_device *rdev) | |
505 | { | |
506 | #if defined(CONFIG_DEBUG_FS) | |
507 | return radeon_debugfs_add_files(rdev, r420_pipes_info_list, 1); | |
508 | #else | |
509 | return 0; | |
510 | #endif | |
511 | } |