]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/radeon/radeon.h
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/kms: add hpd support for r6xx/r7xx/rs780/rs880 asics
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / radeon / radeon.h
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
28#ifndef __RADEON_H__
29#define __RADEON_H__
30
771fe6b9
JG		 31/* TODO: Here are things that needs to be done :
32 * - surface allocator & initializer : (bit like scratch reg) should
33 * initialize HDP_ stuff on RS600, R600, R700 hw, well anythings
34 * related to surface
35 * - WB : write back stuff (do it bit like scratch reg things)
36 * - Vblank : look at Jesse's rework and what we should do
37 * - r600/r700: gart & cp
38 * - cs : clean cs ioctl use bitmap & things like that.
39 * - power management stuff
40 * - Barrier in gart code
41 * - Unmappabled vram ?
42 * - TESTING, TESTING, TESTING
43 */
44
d39c3b89
JG		 45/* Initialization path:
46 * We expect that acceleration initialization might fail for various
47 * reasons even thought we work hard to make it works on most
48 * configurations. In order to still have a working userspace in such
49 * situation the init path must succeed up to the memory controller
50 * initialization point. Failure before this point are considered as
51 * fatal error. Here is the init callchain :
52 * radeon_device_init perform common structure, mutex initialization
53 * asic_init setup the GPU memory layout and perform all
54 * one time initialization (failure in this
55 * function are considered fatal)
56 * asic_startup setup the GPU acceleration, in order to
57 * follow guideline the first thing this
58 * function should do is setting the GPU
59 * memory controller (only MC setup failure
60 * are considered as fatal)
61 */
62
771fe6b9
JG		 63#include <asm/atomic.h>
64#include <linux/wait.h>
65#include <linux/list.h>
66#include <linux/kref.h>
67
4c788679
JG		 68#include <ttm/ttm_bo_api.h>
69#include <ttm/ttm_bo_driver.h>
70#include <ttm/ttm_placement.h>
71#include <ttm/ttm_module.h>
72
c2142715 73#include "radeon_family.h"
771fe6b9
JG		 74#include "radeon_mode.h"
75#include "radeon_reg.h"
771fe6b9
JG		 76
77/*
78 * Modules parameters.
79 */
80extern int radeon_no_wb;
81extern int radeon_modeset;
82extern int radeon_dynclks;
83extern int radeon_r4xx_atom;
84extern int radeon_agpmode;
85extern int radeon_vram_limit;
86extern int radeon_gart_size;
87extern int radeon_benchmarking;
ecc0b326 88extern int radeon_testing;
771fe6b9 89extern int radeon_connector_table;
4ce001ab 90extern int radeon_tv;
771fe6b9
JG		 91
92/*
93 * Copy from radeon_drv.h so we don't have to include both and have conflicting
94 * symbol;
95 */
96#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
97#define RADEON_IB_POOL_SIZE 16
98#define RADEON_DEBUGFS_MAX_NUM_FILES 32
99#define RADEONFB_CONN_LIMIT 4
f657c2a7 100#define RADEON_BIOS_NUM_SCRATCH 8
771fe6b9 101
771fe6b9
JG		 102/*
103 * Errata workarounds.
104 */
105enum radeon_pll_errata {
106 CHIP_ERRATA_R300_CG = 0x00000001,
107 CHIP_ERRATA_PLL_DUMMYREADS = 0x00000002,
108 CHIP_ERRATA_PLL_DELAY = 0x00000004
109};
110
111
112struct radeon_device;
113
114
115/*
116 * BIOS.
117 */
118bool radeon_get_bios(struct radeon_device *rdev);
119
3ce0a23d 120
771fe6b9 121/*
3ce0a23d 122 * Dummy page
771fe6b9 123 */
3ce0a23d
JG		 124struct radeon_dummy_page {
125 struct page *page;
126 dma_addr_t addr;
127};
128int radeon_dummy_page_init(struct radeon_device *rdev);
129void radeon_dummy_page_fini(struct radeon_device *rdev);
130
771fe6b9 131
3ce0a23d
JG		 132/*
133 * Clocks
134 */
771fe6b9
JG		 135struct radeon_clock {
136 struct radeon_pll p1pll;
137 struct radeon_pll p2pll;
138 struct radeon_pll spll;
139 struct radeon_pll mpll;
140 /* 10 Khz units */
141 uint32_t default_mclk;
142 uint32_t default_sclk;
143};
144
7433874e
RM		 145/*
146 * Power management
147 */
148int radeon_pm_init(struct radeon_device *rdev);
3ce0a23d 149
771fe6b9
JG		 150/*
151 * Fences.
152 */
153struct radeon_fence_driver {
154 uint32_t scratch_reg;
155 atomic_t seq;
156 uint32_t last_seq;
157 unsigned long count_timeout;
158 wait_queue_head_t queue;
159 rwlock_t lock;
160 struct list_head created;
161 struct list_head emited;
162 struct list_head signaled;
163};
164
165struct radeon_fence {
166 struct radeon_device *rdev;
167 struct kref kref;
168 struct list_head list;
169 /* protected by radeon_fence.lock */
170 uint32_t seq;
171 unsigned long timeout;
172 bool emited;
173 bool signaled;
174};
175
176int radeon_fence_driver_init(struct radeon_device *rdev);
177void radeon_fence_driver_fini(struct radeon_device *rdev);
178int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence);
179int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence);
180void radeon_fence_process(struct radeon_device *rdev);
181bool radeon_fence_signaled(struct radeon_fence *fence);
182int radeon_fence_wait(struct radeon_fence *fence, bool interruptible);
183int radeon_fence_wait_next(struct radeon_device *rdev);
184int radeon_fence_wait_last(struct radeon_device *rdev);
185struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence);
186void radeon_fence_unref(struct radeon_fence **fence);
187
e024e110
DA		 188/*
189 * Tiling registers
190 */
191struct radeon_surface_reg {
4c788679 192 struct radeon_bo *bo;
e024e110
DA		 193};
194
195#define RADEON_GEM_MAX_SURFACES 8
771fe6b9
JG		 196
197/*
4c788679 198 * TTM.
771fe6b9 199 */
4c788679
JG		 200struct radeon_mman {
201 struct ttm_bo_global_ref bo_global_ref;
202 struct ttm_global_reference mem_global_ref;
203 bool mem_global_referenced;
204 struct ttm_bo_device bdev;
205};
206
207struct radeon_bo {
208 /* Protected by gem.mutex */
209 struct list_head list;
210 /* Protected by tbo.reserved */
211 struct ttm_buffer_object tbo;
212 struct ttm_bo_kmap_obj kmap;
213 unsigned pin_count;
214 void *kptr;
215 u32 tiling_flags;
216 u32 pitch;
217 int surface_reg;
218 /* Constant after initialization */
219 struct radeon_device *rdev;
220 struct drm_gem_object *gobj;
221};
771fe6b9 222
4c788679 223struct radeon_bo_list {
771fe6b9 224 struct list_head list;
4c788679 225 struct radeon_bo *bo;
771fe6b9
JG		 226 uint64_t gpu_offset;
227 unsigned rdomain;
228 unsigned wdomain;
4c788679 229 u32 tiling_flags;
771fe6b9
JG		 230};
231
771fe6b9
JG		 232/*
233 * GEM objects.
234 */
235struct radeon_gem {
4c788679 236 struct mutex mutex;
771fe6b9
JG		 237 struct list_head objects;
238};
239
240int radeon_gem_init(struct radeon_device *rdev);
241void radeon_gem_fini(struct radeon_device *rdev);
242int radeon_gem_object_create(struct radeon_device *rdev, int size,
4c788679
JG		 243 int alignment, int initial_domain,
244 bool discardable, bool kernel,
245 struct drm_gem_object **obj);
771fe6b9
JG		 246int radeon_gem_object_pin(struct drm_gem_object *obj, uint32_t pin_domain,
247 uint64_t *gpu_addr);
248void radeon_gem_object_unpin(struct drm_gem_object *obj);
249
250
251/*
252 * GART structures, functions & helpers
253 */
254struct radeon_mc;
255
256struct radeon_gart_table_ram {
257 volatile uint32_t *ptr;
258};
259
260struct radeon_gart_table_vram {
4c788679 261 struct radeon_bo *robj;
771fe6b9
JG		 262 volatile uint32_t *ptr;
263};
264
265union radeon_gart_table {
266 struct radeon_gart_table_ram ram;
267 struct radeon_gart_table_vram vram;
268};
269
a77f1718
MT		 270#define RADEON_GPU_PAGE_SIZE 4096
271
771fe6b9
JG		 272struct radeon_gart {
273 dma_addr_t table_addr;
274 unsigned num_gpu_pages;
275 unsigned num_cpu_pages;
276 unsigned table_size;
277 union radeon_gart_table table;
278 struct page **pages;
279 dma_addr_t *pages_addr;
280 bool ready;
281};
282
283int radeon_gart_table_ram_alloc(struct radeon_device *rdev);
284void radeon_gart_table_ram_free(struct radeon_device *rdev);
285int radeon_gart_table_vram_alloc(struct radeon_device *rdev);
286void radeon_gart_table_vram_free(struct radeon_device *rdev);
287int radeon_gart_init(struct radeon_device *rdev);
288void radeon_gart_fini(struct radeon_device *rdev);
289void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
290 int pages);
291int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
292 int pages, struct page **pagelist);
293
294
295/*
296 * GPU MC structures, functions & helpers
297 */
298struct radeon_mc {
299 resource_size_t aper_size;
300 resource_size_t aper_base;
301 resource_size_t agp_base;
7a50f01a
DA		 302 /* for some chips with <= 32MB we need to lie
303 * about vram size near mc fb location */
3ce0a23d
JG		 304 u64 mc_vram_size;
305 u64 gtt_location;
306 u64 gtt_size;
307 u64 gtt_start;
308 u64 gtt_end;
309 u64 vram_location;
310 u64 vram_start;
311 u64 vram_end;
771fe6b9 312 unsigned vram_width;
3ce0a23d 313 u64 real_vram_size;
771fe6b9
JG		 314 int vram_mtrr;
315 bool vram_is_ddr;
316};
317
318int radeon_mc_setup(struct radeon_device *rdev);
319
320
321/*
322 * GPU scratch registers structures, functions & helpers
323 */
324struct radeon_scratch {
325 unsigned num_reg;
326 bool free[32];
327 uint32_t reg[32];
328};
329
330int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg);
331void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg);
332
333
334/*
335 * IRQS.
336 */
337struct radeon_irq {
338 bool installed;
339 bool sw_int;
340 /* FIXME: use a define max crtc rather than hardcode it */
341 bool crtc_vblank_int[2];
b500f680
AD		 342 /* FIXME: use defines for max hpd/dacs */
343 bool hpd[6];
1614f8b1
DA		 344 spinlock_t sw_lock;
345 int sw_refcount;
771fe6b9
JG		 346};
347
348int radeon_irq_kms_init(struct radeon_device *rdev);
349void radeon_irq_kms_fini(struct radeon_device *rdev);
1614f8b1
DA		 350void radeon_irq_kms_sw_irq_get(struct radeon_device *rdev);
351void radeon_irq_kms_sw_irq_put(struct radeon_device *rdev);
771fe6b9
JG		 352
353/*
354 * CP & ring.
355 */
356struct radeon_ib {
357 struct list_head list;
358 unsigned long idx;
359 uint64_t gpu_addr;
360 struct radeon_fence *fence;
513bcb46 361 uint32_t *ptr;
771fe6b9
JG		 362 uint32_t length_dw;
363};
364
ecb114a1
DA		 365/*
366 * locking -
367 * mutex protects scheduled_ibs, ready, alloc_bm
368 */
771fe6b9
JG		 369struct radeon_ib_pool {
370 struct mutex mutex;
4c788679 371 struct radeon_bo *robj;
771fe6b9
JG		 372 struct list_head scheduled_ibs;
373 struct radeon_ib ibs[RADEON_IB_POOL_SIZE];
374 bool ready;
375 DECLARE_BITMAP(alloc_bm, RADEON_IB_POOL_SIZE);
376};
377
378struct radeon_cp {
4c788679 379 struct radeon_bo *ring_obj;
771fe6b9
JG		 380 volatile uint32_t *ring;
381 unsigned rptr;
382 unsigned wptr;
383 unsigned wptr_old;
384 unsigned ring_size;
385 unsigned ring_free_dw;
386 int count_dw;
387 uint64_t gpu_addr;
388 uint32_t align_mask;
389 uint32_t ptr_mask;
390 struct mutex mutex;
391 bool ready;
392};
393
d8f60cfc
AD		 394/*
395 * R6xx+ IH ring
396 */
397struct r600_ih {
4c788679 398 struct radeon_bo *ring_obj;
d8f60cfc
AD		 399 volatile uint32_t *ring;
400 unsigned rptr;
401 unsigned wptr;
402 unsigned wptr_old;
403 unsigned ring_size;
404 uint64_t gpu_addr;
405 uint32_t align_mask;
406 uint32_t ptr_mask;
407 spinlock_t lock;
408 bool enabled;
409};
410
3ce0a23d 411struct r600_blit {
4c788679 412 struct radeon_bo *shader_obj;
3ce0a23d
JG		 413 u64 shader_gpu_addr;
414 u32 vs_offset, ps_offset;
415 u32 state_offset;
416 u32 state_len;
417 u32 vb_used, vb_total;
418 struct radeon_ib *vb_ib;
419};
420
771fe6b9
JG		 421int radeon_ib_get(struct radeon_device *rdev, struct radeon_ib **ib);
422void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib);
423int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib);
424int radeon_ib_pool_init(struct radeon_device *rdev);
425void radeon_ib_pool_fini(struct radeon_device *rdev);
426int radeon_ib_test(struct radeon_device *rdev);
427/* Ring access between begin & end cannot sleep */
428void radeon_ring_free_size(struct radeon_device *rdev);
429int radeon_ring_lock(struct radeon_device *rdev, unsigned ndw);
430void radeon_ring_unlock_commit(struct radeon_device *rdev);
431void radeon_ring_unlock_undo(struct radeon_device *rdev);
432int radeon_ring_test(struct radeon_device *rdev);
433int radeon_ring_init(struct radeon_device *rdev, unsigned ring_size);
434void radeon_ring_fini(struct radeon_device *rdev);
435
436
437/*
438 * CS.
439 */
440struct radeon_cs_reloc {
441 struct drm_gem_object *gobj;
4c788679
JG		 442 struct radeon_bo *robj;
443 struct radeon_bo_list lobj;
771fe6b9
JG		 444 uint32_t handle;
445 uint32_t flags;
446};
447
448struct radeon_cs_chunk {
449 uint32_t chunk_id;
450 uint32_t length_dw;
513bcb46
DA		 451 int kpage_idx[2];
452 uint32_t *kpage[2];
771fe6b9 453 uint32_t *kdata;
513bcb46
DA		 454 void __user *user_ptr;
455 int last_copied_page;
456 int last_page_index;
771fe6b9
JG		 457};
458
459struct radeon_cs_parser {
460 struct radeon_device *rdev;
461 struct drm_file *filp;
462 /* chunks */
463 unsigned nchunks;
464 struct radeon_cs_chunk *chunks;
465 uint64_t *chunks_array;
466 /* IB */
467 unsigned idx;
468 /* relocations */
469 unsigned nrelocs;
470 struct radeon_cs_reloc *relocs;
471 struct radeon_cs_reloc **relocs_ptr;
472 struct list_head validated;
473 /* indices of various chunks */
474 int chunk_ib_idx;
475 int chunk_relocs_idx;
476 struct radeon_ib *ib;
477 void *track;
3ce0a23d 478 unsigned family;
513bcb46 479 int parser_error;
771fe6b9
JG		 480};
481
513bcb46
DA		 482extern int radeon_cs_update_pages(struct radeon_cs_parser *p, int pg_idx);
483extern int radeon_cs_finish_pages(struct radeon_cs_parser *p);
484
485
486static inline u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx)
487{
488 struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx];
489 u32 pg_idx, pg_offset;
490 u32 idx_value = 0;
491 int new_page;
492
493 pg_idx = (idx * 4) / PAGE_SIZE;
494 pg_offset = (idx * 4) % PAGE_SIZE;
495
496 if (ibc->kpage_idx[0] == pg_idx)
497 return ibc->kpage[0][pg_offset/4];
498 if (ibc->kpage_idx[1] == pg_idx)
499 return ibc->kpage[1][pg_offset/4];
500
501 new_page = radeon_cs_update_pages(p, pg_idx);
502 if (new_page < 0) {
503 p->parser_error = new_page;
504 return 0;
505 }
506
507 idx_value = ibc->kpage[new_page][pg_offset/4];
508 return idx_value;
509}
510
771fe6b9
JG		 511struct radeon_cs_packet {
512 unsigned idx;
513 unsigned type;
514 unsigned reg;
515 unsigned opcode;
516 int count;
517 unsigned one_reg_wr;
518};
519
520typedef int (*radeon_packet0_check_t)(struct radeon_cs_parser *p,
521 struct radeon_cs_packet *pkt,
522 unsigned idx, unsigned reg);
523typedef int (*radeon_packet3_check_t)(struct radeon_cs_parser *p,
524 struct radeon_cs_packet *pkt);
525
526
527/*
528 * AGP
529 */
530int radeon_agp_init(struct radeon_device *rdev);
0ebf1717 531void radeon_agp_resume(struct radeon_device *rdev);
771fe6b9
JG		 532void radeon_agp_fini(struct radeon_device *rdev);
533
534
535/*
536 * Writeback
537 */
538struct radeon_wb {
4c788679 539 struct radeon_bo *wb_obj;
771fe6b9
JG		 540 volatile uint32_t *wb;
541 uint64_t gpu_addr;
542};
543
c93bb85b
JG		 544/**
545 * struct radeon_pm - power management datas
546 * @max_bandwidth: maximum bandwidth the gpu has (MByte/s)
547 * @igp_sideport_mclk: sideport memory clock Mhz (rs690,rs740,rs780,rs880)
548 * @igp_system_mclk: system clock Mhz (rs690,rs740,rs780,rs880)
549 * @igp_ht_link_clk: ht link clock Mhz (rs690,rs740,rs780,rs880)
550 * @igp_ht_link_width: ht link width in bits (rs690,rs740,rs780,rs880)
551 * @k8_bandwidth: k8 bandwidth the gpu has (MByte/s) (IGP)
552 * @sideport_bandwidth: sideport bandwidth the gpu has (MByte/s) (IGP)
553 * @ht_bandwidth: ht bandwidth the gpu has (MByte/s) (IGP)
554 * @core_bandwidth: core GPU bandwidth the gpu has (MByte/s) (IGP)
555 * @sclk: GPU clock Mhz (core bandwith depends of this clock)
556 * @needed_bandwidth: current bandwidth needs
557 *
558 * It keeps track of various data needed to take powermanagement decision.
559 * Bandwith need is used to determine minimun clock of the GPU and memory.
560 * Equation between gpu/memory clock and available bandwidth is hw dependent
561 * (type of memory, bus size, efficiency, ...)
562 */
563struct radeon_pm {
564 fixed20_12 max_bandwidth;
565 fixed20_12 igp_sideport_mclk;
566 fixed20_12 igp_system_mclk;
567 fixed20_12 igp_ht_link_clk;
568 fixed20_12 igp_ht_link_width;
569 fixed20_12 k8_bandwidth;
570 fixed20_12 sideport_bandwidth;
571 fixed20_12 ht_bandwidth;
572 fixed20_12 core_bandwidth;
573 fixed20_12 sclk;
574 fixed20_12 needed_bandwidth;
575};
576
771fe6b9
JG		 577
578/*
579 * Benchmarking
580 */
581void radeon_benchmark(struct radeon_device *rdev);
582
583
ecc0b326
MD		 584/*
585 * Testing
586 */
587void radeon_test_moves(struct radeon_device *rdev);
588
589
771fe6b9
JG		 590/*
591 * Debugfs
592 */
593int radeon_debugfs_add_files(struct radeon_device *rdev,
594 struct drm_info_list *files,
595 unsigned nfiles);
596int radeon_debugfs_fence_init(struct radeon_device *rdev);
597int r100_debugfs_rbbm_init(struct radeon_device *rdev);
598int r100_debugfs_cp_init(struct radeon_device *rdev);
599
600
601/*
602 * ASIC specific functions.
603 */
604struct radeon_asic {
068a117c 605 int (*init)(struct radeon_device *rdev);
3ce0a23d
JG		 606 void (*fini)(struct radeon_device *rdev);
607 int (*resume)(struct radeon_device *rdev);
608 int (*suspend)(struct radeon_device *rdev);
28d52043 609 void (*vga_set_state)(struct radeon_device *rdev, bool state);
771fe6b9 610 int (*gpu_reset)(struct radeon_device *rdev);
771fe6b9
JG		 611 void (*gart_tlb_flush)(struct radeon_device *rdev);
612 int (*gart_set_page)(struct radeon_device *rdev, int i, uint64_t addr);
613 int (*cp_init)(struct radeon_device *rdev, unsigned ring_size);
614 void (*cp_fini)(struct radeon_device *rdev);
615 void (*cp_disable)(struct radeon_device *rdev);
3ce0a23d 616 void (*cp_commit)(struct radeon_device *rdev);
771fe6b9 617 void (*ring_start)(struct radeon_device *rdev);
3ce0a23d
JG		 618 int (*ring_test)(struct radeon_device *rdev);
619 void (*ring_ib_execute)(struct radeon_device *rdev, struct radeon_ib *ib);
771fe6b9
JG		 620 int (*irq_set)(struct radeon_device *rdev);
621 int (*irq_process)(struct radeon_device *rdev);
7ed220d7 622 u32 (*get_vblank_counter)(struct radeon_device *rdev, int crtc);
771fe6b9
JG		 623 void (*fence_ring_emit)(struct radeon_device *rdev, struct radeon_fence *fence);
624 int (*cs_parse)(struct radeon_cs_parser *p);
625 int (*copy_blit)(struct radeon_device *rdev,
626 uint64_t src_offset,
627 uint64_t dst_offset,
628 unsigned num_pages,
629 struct radeon_fence *fence);
630 int (*copy_dma)(struct radeon_device *rdev,
631 uint64_t src_offset,
632 uint64_t dst_offset,
633 unsigned num_pages,
634 struct radeon_fence *fence);
635 int (*copy)(struct radeon_device *rdev,
636 uint64_t src_offset,
637 uint64_t dst_offset,
638 unsigned num_pages,
639 struct radeon_fence *fence);
7433874e 640 uint32_t (*get_engine_clock)(struct radeon_device *rdev);
771fe6b9 641 void (*set_engine_clock)(struct radeon_device *rdev, uint32_t eng_clock);
7433874e 642 uint32_t (*get_memory_clock)(struct radeon_device *rdev);
771fe6b9
JG		 643 void (*set_memory_clock)(struct radeon_device *rdev, uint32_t mem_clock);
644 void (*set_pcie_lanes)(struct radeon_device *rdev, int lanes);
645 void (*set_clock_gating)(struct radeon_device *rdev, int enable);
e024e110
DA		 646 int (*set_surface_reg)(struct radeon_device *rdev, int reg,
647 uint32_t tiling_flags, uint32_t pitch,
648 uint32_t offset, uint32_t obj_size);
649 int (*clear_surface_reg)(struct radeon_device *rdev, int reg);
c93bb85b 650 void (*bandwidth_update)(struct radeon_device *rdev);
23956dfa 651 void (*hdp_flush)(struct radeon_device *rdev);
771fe6b9
JG		 652};
653
21f9a437
JG		 654/*
655 * Asic structures
656 */
551ebd83
DA		 657struct r100_asic {
658 const unsigned *reg_safe_bm;
659 unsigned reg_safe_bm_size;
660};
661
21f9a437
JG		 662struct r300_asic {
663 const unsigned *reg_safe_bm;
664 unsigned reg_safe_bm_size;
665};
666
667struct r600_asic {
668 unsigned max_pipes;
669 unsigned max_tile_pipes;
670 unsigned max_simds;
671 unsigned max_backends;
672 unsigned max_gprs;
673 unsigned max_threads;
674 unsigned max_stack_entries;
675 unsigned max_hw_contexts;
676 unsigned max_gs_threads;
677 unsigned sx_max_export_size;
678 unsigned sx_max_export_pos_size;
679 unsigned sx_max_export_smx_size;
680 unsigned sq_num_cf_insts;
681};
682
683struct rv770_asic {
684 unsigned max_pipes;
685 unsigned max_tile_pipes;
686 unsigned max_simds;
687 unsigned max_backends;
688 unsigned max_gprs;
689 unsigned max_threads;
690 unsigned max_stack_entries;
691 unsigned max_hw_contexts;
692 unsigned max_gs_threads;
693 unsigned sx_max_export_size;
694 unsigned sx_max_export_pos_size;
695 unsigned sx_max_export_smx_size;
696 unsigned sq_num_cf_insts;
697 unsigned sx_num_of_sets;
698 unsigned sc_prim_fifo_size;
699 unsigned sc_hiz_tile_fifo_size;
700 unsigned sc_earlyz_tile_fifo_fize;
701};
702
068a117c
JG		 703union radeon_asic_config {
704 struct r300_asic r300;
551ebd83 705 struct r100_asic r100;
3ce0a23d
JG		 706 struct r600_asic r600;
707 struct rv770_asic rv770;
068a117c
JG		 708};
709
771fe6b9
JG		 710
711/*
712 * IOCTL.
713 */
714int radeon_gem_info_ioctl(struct drm_device *dev, void *data,
715 struct drm_file *filp);
716int radeon_gem_create_ioctl(struct drm_device *dev, void *data,
717 struct drm_file *filp);
718int radeon_gem_pin_ioctl(struct drm_device *dev, void *data,
719 struct drm_file *file_priv);
720int radeon_gem_unpin_ioctl(struct drm_device *dev, void *data,
721 struct drm_file *file_priv);
722int radeon_gem_pwrite_ioctl(struct drm_device *dev, void *data,
723 struct drm_file *file_priv);
724int radeon_gem_pread_ioctl(struct drm_device *dev, void *data,
725 struct drm_file *file_priv);
726int radeon_gem_set_domain_ioctl(struct drm_device *dev, void *data,
727 struct drm_file *filp);
728int radeon_gem_mmap_ioctl(struct drm_device *dev, void *data,
729 struct drm_file *filp);
730int radeon_gem_busy_ioctl(struct drm_device *dev, void *data,
731 struct drm_file *filp);
732int radeon_gem_wait_idle_ioctl(struct drm_device *dev, void *data,
733 struct drm_file *filp);
734int radeon_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp);
e024e110
DA		 735int radeon_gem_set_tiling_ioctl(struct drm_device *dev, void *data,
736 struct drm_file *filp);
737int radeon_gem_get_tiling_ioctl(struct drm_device *dev, void *data,
738 struct drm_file *filp);
771fe6b9
JG		 739
740
741/*
742 * Core structure, functions and helpers.
743 */
744typedef uint32_t (*radeon_rreg_t)(struct radeon_device*, uint32_t);
745typedef void (*radeon_wreg_t)(struct radeon_device*, uint32_t, uint32_t);
746
747struct radeon_device {
9f022ddf 748 struct device *dev;
771fe6b9
JG		 749 struct drm_device *ddev;
750 struct pci_dev *pdev;
751 /* ASIC */
068a117c 752 union radeon_asic_config config;
771fe6b9
JG		 753 enum radeon_family family;
754 unsigned long flags;
755 int usec_timeout;
756 enum radeon_pll_errata pll_errata;
757 int num_gb_pipes;
f779b3e5 758 int num_z_pipes;
771fe6b9
JG		 759 int disp_priority;
760 /* BIOS */
761 uint8_t *bios;
762 bool is_atom_bios;
763 uint16_t bios_header_start;
4c788679 764 struct radeon_bo *stollen_vga_memory;
771fe6b9 765 struct fb_info *fbdev_info;
4c788679 766 struct radeon_bo *fbdev_rbo;
771fe6b9
JG		 767 struct radeon_framebuffer *fbdev_rfb;
768 /* Register mmio */
4c9bc75c
DA		 769 resource_size_t rmmio_base;
770 resource_size_t rmmio_size;
771fe6b9 771 void *rmmio;
771fe6b9
JG		 772 radeon_rreg_t mc_rreg;
773 radeon_wreg_t mc_wreg;
774 radeon_rreg_t pll_rreg;
775 radeon_wreg_t pll_wreg;
de1b2898 776 uint32_t pcie_reg_mask;
771fe6b9
JG		 777 radeon_rreg_t pciep_rreg;
778 radeon_wreg_t pciep_wreg;
779 struct radeon_clock clock;
780 struct radeon_mc mc;
781 struct radeon_gart gart;
782 struct radeon_mode_info mode_info;
783 struct radeon_scratch scratch;
784 struct radeon_mman mman;
785 struct radeon_fence_driver fence_drv;
786 struct radeon_cp cp;
787 struct radeon_ib_pool ib_pool;
788 struct radeon_irq irq;
789 struct radeon_asic *asic;
790 struct radeon_gem gem;
c93bb85b 791 struct radeon_pm pm;
f657c2a7 792 uint32_t bios_scratch[RADEON_BIOS_NUM_SCRATCH];
771fe6b9
JG		 793 struct mutex cs_mutex;
794 struct radeon_wb wb;
3ce0a23d 795 struct radeon_dummy_page dummy_page;
771fe6b9
JG		 796 bool gpu_lockup;
797 bool shutdown;
798 bool suspend;
ad49f501 799 bool need_dma32;
733289c2 800 bool accel_working;
e024e110 801 struct radeon_surface_reg surface_regs[RADEON_GEM_MAX_SURFACES];
3ce0a23d
JG		 802 const struct firmware *me_fw; /* all family ME firmware */
803 const struct firmware *pfp_fw; /* r6/700 PFP firmware */
d8f60cfc 804 const struct firmware *rlc_fw; /* r6/700 RLC firmware */
3ce0a23d 805 struct r600_blit r600_blit;
3e5cb98d 806 int msi_enabled; /* msi enabled */
d8f60cfc 807 struct r600_ih ih; /* r6/700 interrupt ring */
771fe6b9
JG		 808};
809
810int radeon_device_init(struct radeon_device *rdev,
811 struct drm_device *ddev,
812 struct pci_dev *pdev,
813 uint32_t flags);
814void radeon_device_fini(struct radeon_device *rdev);
815int radeon_gpu_wait_for_idle(struct radeon_device *rdev);
816
3ce0a23d
JG		 817/* r600 blit */
818int r600_blit_prepare_copy(struct radeon_device *rdev, int size_bytes);
819void r600_blit_done_copy(struct radeon_device *rdev, struct radeon_fence *fence);
820void r600_kms_blit_copy(struct radeon_device *rdev,
821 u64 src_gpu_addr, u64 dst_gpu_addr,
822 int size_bytes);
823
de1b2898
DA		 824static inline uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg)
825{
826 if (reg < 0x10000)
827 return readl(((void __iomem *)rdev->rmmio) + reg);
828 else {
829 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
830 return readl(((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
831 }
832}
833
834static inline void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
835{
836 if (reg < 0x10000)
837 writel(v, ((void __iomem *)rdev->rmmio) + reg);
838 else {
839 writel(reg, ((void __iomem *)rdev->rmmio) + RADEON_MM_INDEX);
840 writel(v, ((void __iomem *)rdev->rmmio) + RADEON_MM_DATA);
841 }
842}
843
4c788679
JG		 844/*
845 * Cast helper
846 */
847#define to_radeon_fence(p) ((struct radeon_fence *)(p))
771fe6b9
JG		 848
849/*
850 * Registers read & write functions.
851 */
852#define RREG8(reg) readb(((void __iomem *)rdev->rmmio) + (reg))
853#define WREG8(reg, v) writeb(v, ((void __iomem *)rdev->rmmio) + (reg))
de1b2898 854#define RREG32(reg) r100_mm_rreg(rdev, (reg))
3ce0a23d 855#define DREG32(reg) printk(KERN_INFO "REGISTER: " #reg " : 0x%08X\n", r100_mm_rreg(rdev, (reg)))
de1b2898 856#define WREG32(reg, v) r100_mm_wreg(rdev, (reg), (v))
771fe6b9
JG		 857#define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
858#define REG_GET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK)
859#define RREG32_PLL(reg) rdev->pll_rreg(rdev, (reg))
860#define WREG32_PLL(reg, v) rdev->pll_wreg(rdev, (reg), (v))
861#define RREG32_MC(reg) rdev->mc_rreg(rdev, (reg))
862#define WREG32_MC(reg, v) rdev->mc_wreg(rdev, (reg), (v))
de1b2898
DA		 863#define RREG32_PCIE(reg) rv370_pcie_rreg(rdev, (reg))
864#define WREG32_PCIE(reg, v) rv370_pcie_wreg(rdev, (reg), (v))
771fe6b9
JG		 865#define WREG32_P(reg, val, mask) \
866 do { \
867 uint32_t tmp_ = RREG32(reg); \
868 tmp_ &= (mask); \
869 tmp_ |= ((val) & ~(mask)); \
870 WREG32(reg, tmp_); \
871 } while (0)
872#define WREG32_PLL_P(reg, val, mask) \
873 do { \
874 uint32_t tmp_ = RREG32_PLL(reg); \
875 tmp_ &= (mask); \
876 tmp_ |= ((val) & ~(mask)); \
877 WREG32_PLL(reg, tmp_); \
878 } while (0)
3ce0a23d 879#define DREG32_SYS(sqf, rdev, reg) seq_printf((sqf), #reg " : 0x%08X\n", r100_mm_rreg((rdev), (reg)))
771fe6b9 880
de1b2898
DA		 881/*
882 * Indirect registers accessor
883 */
884static inline uint32_t rv370_pcie_rreg(struct radeon_device *rdev, uint32_t reg)
885{
886 uint32_t r;
887
888 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
889 r = RREG32(RADEON_PCIE_DATA);
890 return r;
891}
892
893static inline void rv370_pcie_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
894{
895 WREG32(RADEON_PCIE_INDEX, ((reg) & rdev->pcie_reg_mask));
896 WREG32(RADEON_PCIE_DATA, (v));
897}
898
771fe6b9
JG		 899void r100_pll_errata_after_index(struct radeon_device *rdev);
900
901
902/*
903 * ASICs helpers.
904 */
b995e433
DA		 905#define ASIC_IS_RN50(rdev) ((rdev->pdev->device == 0x515e) || \
906 (rdev->pdev->device == 0x5969))
771fe6b9
JG		 907#define ASIC_IS_RV100(rdev) ((rdev->family == CHIP_RV100) || \
908 (rdev->family == CHIP_RV200) || \
909 (rdev->family == CHIP_RS100) || \
910 (rdev->family == CHIP_RS200) || \
911 (rdev->family == CHIP_RV250) || \
912 (rdev->family == CHIP_RV280) || \
913 (rdev->family == CHIP_RS300))
914#define ASIC_IS_R300(rdev) ((rdev->family == CHIP_R300) || \
915 (rdev->family == CHIP_RV350) || \
916 (rdev->family == CHIP_R350) || \
917 (rdev->family == CHIP_RV380) || \
918 (rdev->family == CHIP_R420) || \
919 (rdev->family == CHIP_R423) || \
920 (rdev->family == CHIP_RV410) || \
921 (rdev->family == CHIP_RS400) || \
922 (rdev->family == CHIP_RS480))
923#define ASIC_IS_AVIVO(rdev) ((rdev->family >= CHIP_RS600))
924#define ASIC_IS_DCE3(rdev) ((rdev->family >= CHIP_RV620))
925#define ASIC_IS_DCE32(rdev) ((rdev->family >= CHIP_RV730))
926
927
928/*
929 * BIOS helpers.
930 */
931#define RBIOS8(i) (rdev->bios[i])
932#define RBIOS16(i) (RBIOS8(i) | (RBIOS8((i)+1) << 8))
933#define RBIOS32(i) ((RBIOS16(i)) | (RBIOS16((i)+2) << 16))
934
935int radeon_combios_init(struct radeon_device *rdev);
936void radeon_combios_fini(struct radeon_device *rdev);
937int radeon_atombios_init(struct radeon_device *rdev);
938void radeon_atombios_fini(struct radeon_device *rdev);
939
940
941/*
942 * RING helpers.
943 */
771fe6b9
JG		 944static inline void radeon_ring_write(struct radeon_device *rdev, uint32_t v)
945{
946#if DRM_DEBUG_CODE
947 if (rdev->cp.count_dw <= 0) {
948 DRM_ERROR("radeon: writting more dword to ring than expected !\n");
949 }
950#endif
951 rdev->cp.ring[rdev->cp.wptr++] = v;
952 rdev->cp.wptr &= rdev->cp.ptr_mask;
953 rdev->cp.count_dw--;
954 rdev->cp.ring_free_dw--;
955}
956
957
958/*
959 * ASICs macro.
960 */
068a117c 961#define radeon_init(rdev) (rdev)->asic->init((rdev))
3ce0a23d
JG		 962#define radeon_fini(rdev) (rdev)->asic->fini((rdev))
963#define radeon_resume(rdev) (rdev)->asic->resume((rdev))
964#define radeon_suspend(rdev) (rdev)->asic->suspend((rdev))
771fe6b9 965#define radeon_cs_parse(p) rdev->asic->cs_parse((p))
28d52043 966#define radeon_vga_set_state(rdev, state) (rdev)->asic->vga_set_state((rdev), (state))
771fe6b9 967#define radeon_gpu_reset(rdev) (rdev)->asic->gpu_reset((rdev))
771fe6b9
JG		 968#define radeon_gart_tlb_flush(rdev) (rdev)->asic->gart_tlb_flush((rdev))
969#define radeon_gart_set_page(rdev, i, p) (rdev)->asic->gart_set_page((rdev), (i), (p))
3ce0a23d 970#define radeon_cp_commit(rdev) (rdev)->asic->cp_commit((rdev))
771fe6b9 971#define radeon_ring_start(rdev) (rdev)->asic->ring_start((rdev))
3ce0a23d
JG		 972#define radeon_ring_test(rdev) (rdev)->asic->ring_test((rdev))
973#define radeon_ring_ib_execute(rdev, ib) (rdev)->asic->ring_ib_execute((rdev), (ib))
771fe6b9
JG		 974#define radeon_irq_set(rdev) (rdev)->asic->irq_set((rdev))
975#define radeon_irq_process(rdev) (rdev)->asic->irq_process((rdev))
7ed220d7 976#define radeon_get_vblank_counter(rdev, crtc) (rdev)->asic->get_vblank_counter((rdev), (crtc))
771fe6b9
JG		 977#define radeon_fence_ring_emit(rdev, fence) (rdev)->asic->fence_ring_emit((rdev), (fence))
978#define radeon_copy_blit(rdev, s, d, np, f) (rdev)->asic->copy_blit((rdev), (s), (d), (np), (f))
979#define radeon_copy_dma(rdev, s, d, np, f) (rdev)->asic->copy_dma((rdev), (s), (d), (np), (f))
980#define radeon_copy(rdev, s, d, np, f) (rdev)->asic->copy((rdev), (s), (d), (np), (f))
7433874e 981#define radeon_get_engine_clock(rdev) (rdev)->asic->get_engine_clock((rdev))
771fe6b9 982#define radeon_set_engine_clock(rdev, e) (rdev)->asic->set_engine_clock((rdev), (e))
7433874e 983#define radeon_get_memory_clock(rdev) (rdev)->asic->get_memory_clock((rdev))
93e7de7b 984#define radeon_set_memory_clock(rdev, e) (rdev)->asic->set_memory_clock((rdev), (e))
771fe6b9
JG		 985#define radeon_set_pcie_lanes(rdev, l) (rdev)->asic->set_pcie_lanes((rdev), (l))
986#define radeon_set_clock_gating(rdev, e) (rdev)->asic->set_clock_gating((rdev), (e))
e024e110
DA		 987#define radeon_set_surface_reg(rdev, r, f, p, o, s) ((rdev)->asic->set_surface_reg((rdev), (r), (f), (p), (o), (s)))
988#define radeon_clear_surface_reg(rdev, r) ((rdev)->asic->clear_surface_reg((rdev), (r)))
c93bb85b 989#define radeon_bandwidth_update(rdev) (rdev)->asic->bandwidth_update((rdev))
23956dfa 990#define radeon_hdp_flush(rdev) (rdev)->asic->hdp_flush((rdev))
771fe6b9 991
6cf8a3f5 992/* Common functions */
4aac0473 993extern int radeon_gart_table_vram_pin(struct radeon_device *rdev);
21f9a437
JG		 994extern int radeon_modeset_init(struct radeon_device *rdev);
995extern void radeon_modeset_fini(struct radeon_device *rdev);
9f022ddf 996extern bool radeon_card_posted(struct radeon_device *rdev);
72542d77 997extern bool radeon_boot_test_post_card(struct radeon_device *rdev);
21f9a437
JG		 998extern int radeon_clocks_init(struct radeon_device *rdev);
999extern void radeon_clocks_fini(struct radeon_device *rdev);
1000extern void radeon_scratch_init(struct radeon_device *rdev);
1001extern void radeon_surface_init(struct radeon_device *rdev);
1002extern int radeon_cs_parser_init(struct radeon_cs_parser *p, void *data);
ca6ffc64 1003extern void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable);
d39c3b89 1004extern void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
6cf8a3f5 1005
a18d7ea1 1006/* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
9f022ddf
JG		 1007struct r100_mc_save {
1008 u32 GENMO_WT;
1009 u32 CRTC_EXT_CNTL;
1010 u32 CRTC_GEN_CNTL;
1011 u32 CRTC2_GEN_CNTL;
1012 u32 CUR_OFFSET;
1013 u32 CUR2_OFFSET;
1014};
1015extern void r100_cp_disable(struct radeon_device *rdev);
1016extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
1017extern void r100_cp_fini(struct radeon_device *rdev);
21f9a437 1018extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
4aac0473
JG		 1019extern int r100_pci_gart_init(struct radeon_device *rdev);
1020extern void r100_pci_gart_fini(struct radeon_device *rdev);
21f9a437
JG		 1021extern int r100_pci_gart_enable(struct radeon_device *rdev);
1022extern void r100_pci_gart_disable(struct radeon_device *rdev);
1023extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
9f022ddf
JG		 1024extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
1025extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
1026extern void r100_ib_fini(struct radeon_device *rdev);
1027extern int r100_ib_init(struct radeon_device *rdev);
1028extern void r100_irq_disable(struct radeon_device *rdev);
1029extern int r100_irq_set(struct radeon_device *rdev);
1030extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
1031extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
21f9a437 1032extern void r100_vram_init_sizes(struct radeon_device *rdev);
9f022ddf
JG		 1033extern void r100_wb_disable(struct radeon_device *rdev);
1034extern void r100_wb_fini(struct radeon_device *rdev);
1035extern int r100_wb_init(struct radeon_device *rdev);
d39c3b89
JG		 1036extern void r100_hdp_reset(struct radeon_device *rdev);
1037extern int r100_rb2d_reset(struct radeon_device *rdev);
1038extern int r100_cp_reset(struct radeon_device *rdev);
ca6ffc64 1039extern void r100_vga_render_disable(struct radeon_device *rdev);
207bf9e9
JG		 1040extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
1041 struct radeon_cs_packet *pkt,
4c788679 1042 struct radeon_bo *robj);
207bf9e9
JG		 1043extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
1044 struct radeon_cs_packet *pkt,
1045 const unsigned *auth, unsigned n,
1046 radeon_packet0_check_t check);
1047extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
1048 struct radeon_cs_packet *pkt,
1049 unsigned idx);
17e15b0c 1050extern void r100_enable_bm(struct radeon_device *rdev);
92cde00c 1051extern void r100_set_common_regs(struct radeon_device *rdev);
9f022ddf 1052
d4550907
JG		 1053/* rv200,rv250,rv280 */
1054extern void r200_set_safe_registers(struct radeon_device *rdev);
9f022ddf
JG		 1055
1056/* r300,r350,rv350,rv370,rv380 */
1057extern void r300_set_reg_safe(struct radeon_device *rdev);
1058extern void r300_mc_program(struct radeon_device *rdev);
1059extern void r300_vram_info(struct radeon_device *rdev);
ca6ffc64
JG		 1060extern void r300_clock_startup(struct radeon_device *rdev);
1061extern int r300_mc_wait_for_idle(struct radeon_device *rdev);
4aac0473
JG		 1062extern int rv370_pcie_gart_init(struct radeon_device *rdev);
1063extern void rv370_pcie_gart_fini(struct radeon_device *rdev);
1064extern int rv370_pcie_gart_enable(struct radeon_device *rdev);
9f022ddf 1065extern void rv370_pcie_gart_disable(struct radeon_device *rdev);
a18d7ea1 1066
905b6822 1067/* r420,r423,rv410 */
d39c3b89 1068extern int r420_mc_init(struct radeon_device *rdev);
21f9a437
JG		 1069extern u32 r420_mc_rreg(struct radeon_device *rdev, u32 reg);
1070extern void r420_mc_wreg(struct radeon_device *rdev, u32 reg, u32 v);
9f022ddf 1071extern int r420_debugfs_pipes_info_init(struct radeon_device *rdev);
d39c3b89 1072extern void r420_pipes_init(struct radeon_device *rdev);
905b6822 1073
21f9a437 1074/* rv515 */
d39c3b89
JG		 1075struct rv515_mc_save {
1076 u32 d1vga_control;
1077 u32 d2vga_control;
1078 u32 vga_render_control;
1079 u32 vga_hdp_control;
1080 u32 d1crtc_control;
1081 u32 d2crtc_control;
1082};
21f9a437 1083extern void rv515_bandwidth_avivo_update(struct radeon_device *rdev);
d39c3b89
JG		 1084extern void rv515_vga_render_disable(struct radeon_device *rdev);
1085extern void rv515_set_safe_registers(struct radeon_device *rdev);
f0ed1f65
JG		 1086extern void rv515_mc_stop(struct radeon_device *rdev, struct rv515_mc_save *save);
1087extern void rv515_mc_resume(struct radeon_device *rdev, struct rv515_mc_save *save);
1088extern void rv515_clock_startup(struct radeon_device *rdev);
1089extern void rv515_debugfs(struct radeon_device *rdev);
1090extern int rv515_suspend(struct radeon_device *rdev);
21f9a437 1091
3bc68535
JG		 1092/* rs400 */
1093extern int rs400_gart_init(struct radeon_device *rdev);
1094extern int rs400_gart_enable(struct radeon_device *rdev);
1095extern void rs400_gart_adjust_size(struct radeon_device *rdev);
1096extern void rs400_gart_disable(struct radeon_device *rdev);
1097extern void rs400_gart_fini(struct radeon_device *rdev);
1098
1099/* rs600 */
1100extern void rs600_set_safe_registers(struct radeon_device *rdev);
ac447df4
JG		 1101extern int rs600_irq_set(struct radeon_device *rdev);
1102extern void rs600_irq_disable(struct radeon_device *rdev);
3bc68535 1103
21f9a437
JG		 1104/* rs690, rs740 */
1105extern void rs690_line_buffer_adjust(struct radeon_device *rdev,
1106 struct drm_display_mode *mode1,
1107 struct drm_display_mode *mode2);
1108
1109/* r600, rv610, rv630, rv620, rv635, rv670, rs780, rs880 */
1110extern bool r600_card_posted(struct radeon_device *rdev);
1111extern void r600_cp_stop(struct radeon_device *rdev);
1112extern void r600_ring_init(struct radeon_device *rdev, unsigned ring_size);
1113extern int r600_cp_resume(struct radeon_device *rdev);
1114extern int r600_count_pipe_bits(uint32_t val);
1115extern int r600_gart_clear_page(struct radeon_device *rdev, int i);
1116extern int r600_mc_wait_for_idle(struct radeon_device *rdev);
4aac0473 1117extern int r600_pcie_gart_init(struct radeon_device *rdev);
21f9a437
JG		 1118extern void r600_pcie_gart_tlb_flush(struct radeon_device *rdev);
1119extern int r600_ib_test(struct radeon_device *rdev);
1120extern int r600_ring_test(struct radeon_device *rdev);
21f9a437 1121extern void r600_wb_fini(struct radeon_device *rdev);
81cc35bf
JG		 1122extern int r600_wb_enable(struct radeon_device *rdev);
1123extern void r600_wb_disable(struct radeon_device *rdev);
21f9a437
JG		 1124extern void r600_scratch_init(struct radeon_device *rdev);
1125extern int r600_blit_init(struct radeon_device *rdev);
1126extern void r600_blit_fini(struct radeon_device *rdev);
d8f60cfc 1127extern int r600_init_microcode(struct radeon_device *rdev);
fe62e1a4 1128extern int r600_gpu_reset(struct radeon_device *rdev);
d8f60cfc
AD		 1129/* r600 irq */
1130extern int r600_irq_init(struct radeon_device *rdev);
1131extern void r600_irq_fini(struct radeon_device *rdev);
1132extern void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size);
1133extern int r600_irq_set(struct radeon_device *rdev);
21f9a437 1134
4c788679
JG		 1135#include "radeon_object.h"
1136
771fe6b9 1137#endif
Ubuntu Artful kernel mirror