[mirror_ubuntu-zesty-kernel.git] / drivers / gpu / drm / tilcdc / tilcdc_drv.c

/*
 * Copyright (C) 2012 Texas Instruments
 * Author: Rob Clark <robdclark@gmail.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/* LCDC DRM driver, based on da8xx-fb */

#include "tilcdc_drv.h"
#include "tilcdc_regs.h"
#include "tilcdc_tfp410.h"
#include "tilcdc_slave.h"
#include "tilcdc_panel.h"

#include "drm_fb_helper.h"

static LIST_HEAD(module_list);
static bool slave_probing;

void tilcdc_module_init(struct tilcdc_module *mod, const char *name,
		const struct tilcdc_module_ops *funcs)
{
	mod->name = name;
	mod->funcs = funcs;
	INIT_LIST_HEAD(&mod->list);
	list_add(&mod->list, &module_list);
}

void tilcdc_module_cleanup(struct tilcdc_module *mod)
{
	list_del(&mod->list);
}

void tilcdc_slave_probedefer(bool defered)
{
	slave_probing = defered;
}

static struct of_device_id tilcdc_of_match[];

static struct drm_framebuffer *tilcdc_fb_create(struct drm_device *dev,
		struct drm_file *file_priv, struct drm_mode_fb_cmd2 *mode_cmd)
{
	return drm_fb_cma_create(dev, file_priv, mode_cmd);
}

static void tilcdc_fb_output_poll_changed(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;
	if (priv->fbdev)
		drm_fbdev_cma_hotplug_event(priv->fbdev);
}

static const struct drm_mode_config_funcs mode_config_funcs = {
	.fb_create = tilcdc_fb_create,
	.output_poll_changed = tilcdc_fb_output_poll_changed,
};

static int modeset_init(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;
	struct tilcdc_module *mod;

	drm_mode_config_init(dev);

	priv->crtc = tilcdc_crtc_create(dev);

	list_for_each_entry(mod, &module_list, list) {
		DBG("loading module: %s", mod->name);
		mod->funcs->modeset_init(mod, dev);
	}

	if ((priv->num_encoders == 0) || (priv->num_connectors == 0)) {
		/* oh nos! */
		dev_err(dev->dev, "no encoders/connectors found\n");
		return -ENXIO;
	}

	dev->mode_config.min_width = 0;
	dev->mode_config.min_height = 0;
	dev->mode_config.max_width = tilcdc_crtc_max_width(priv->crtc);
	dev->mode_config.max_height = 2048;
	dev->mode_config.funcs = &mode_config_funcs;

	return 0;
}

#ifdef CONFIG_CPU_FREQ
static int cpufreq_transition(struct notifier_block *nb,
				     unsigned long val, void *data)
{
	struct tilcdc_drm_private *priv = container_of(nb,
			struct tilcdc_drm_private, freq_transition);
	if (val == CPUFREQ_POSTCHANGE) {
		if (priv->lcd_fck_rate != clk_get_rate(priv->clk)) {
			priv->lcd_fck_rate = clk_get_rate(priv->clk);
			tilcdc_crtc_update_clk(priv->crtc);
		}
	}

	return 0;
}
#endif

/*
 * DRM operations:
 */

static int tilcdc_unload(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;
	struct tilcdc_module *mod, *cur;

	drm_kms_helper_poll_fini(dev);
	drm_mode_config_cleanup(dev);
	drm_vblank_cleanup(dev);

	pm_runtime_get_sync(dev->dev);
	drm_irq_uninstall(dev);
	pm_runtime_put_sync(dev->dev);

#ifdef CONFIG_CPU_FREQ
	cpufreq_unregister_notifier(&priv->freq_transition,
			CPUFREQ_TRANSITION_NOTIFIER);
#endif

	if (priv->clk)
		clk_put(priv->clk);

	if (priv->mmio)
		iounmap(priv->mmio);

	flush_workqueue(priv->wq);
	destroy_workqueue(priv->wq);

	dev->dev_private = NULL;

	pm_runtime_disable(dev->dev);

	list_for_each_entry_safe(mod, cur, &module_list, list) {
		DBG("destroying module: %s", mod->name);
		mod->funcs->destroy(mod);
	}

	kfree(priv);

	return 0;
}

static int tilcdc_load(struct drm_device *dev, unsigned long flags)
{
	struct platform_device *pdev = dev->platformdev;
	struct device_node *node = pdev->dev.of_node;
	struct tilcdc_drm_private *priv;
	struct tilcdc_module *mod;
	struct resource *res;
	u32 bpp = 0;
	int ret;

	priv = kzalloc(sizeof(*priv), GFP_KERNEL);
	if (!priv) {
		dev_err(dev->dev, "failed to allocate private data\n");
		return -ENOMEM;
	}

	dev->dev_private = priv;

	priv->wq = alloc_ordered_workqueue("tilcdc", 0);

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(dev->dev, "failed to get memory resource\n");
		ret = -EINVAL;
		goto fail;
	}

	priv->mmio = ioremap_nocache(res->start, resource_size(res));
	if (!priv->mmio) {
		dev_err(dev->dev, "failed to ioremap\n");
		ret = -ENOMEM;
		goto fail;
	}

	priv->clk = clk_get(dev->dev, "fck");
	if (IS_ERR(priv->clk)) {
		dev_err(dev->dev, "failed to get functional clock\n");
		ret = -ENODEV;
		goto fail;
	}

	priv->disp_clk = clk_get(dev->dev, "dpll_disp_ck");
	if (IS_ERR(priv->clk)) {
		dev_err(dev->dev, "failed to get display clock\n");
		ret = -ENODEV;
		goto fail;
	}

#ifdef CONFIG_CPU_FREQ
	priv->lcd_fck_rate = clk_get_rate(priv->clk);
	priv->freq_transition.notifier_call = cpufreq_transition;
	ret = cpufreq_register_notifier(&priv->freq_transition,
			CPUFREQ_TRANSITION_NOTIFIER);
	if (ret) {
		dev_err(dev->dev, "failed to register cpufreq notifier\n");
		goto fail;
	}
#endif

	if (of_property_read_u32(node, "max-bandwidth", &priv->max_bandwidth))
		priv->max_bandwidth = TILCDC_DEFAULT_MAX_BANDWIDTH;

	DBG("Maximum Bandwidth Value %d", priv->max_bandwidth);

	if (of_property_read_u32(node, "ti,max-width", &priv->max_width))
		priv->max_width = TILCDC_DEFAULT_MAX_WIDTH;

	DBG("Maximum Horizontal Pixel Width Value %dpixels", priv->max_width);

	if (of_property_read_u32(node, "ti,max-pixelclock",
					&priv->max_pixelclock))
		priv->max_pixelclock = TILCDC_DEFAULT_MAX_PIXELCLOCK;

	DBG("Maximum Pixel Clock Value %dKHz", priv->max_pixelclock);

	pm_runtime_enable(dev->dev);

	/* Determine LCD IP Version */
	pm_runtime_get_sync(dev->dev);
	switch (tilcdc_read(dev, LCDC_PID_REG)) {
	case 0x4c100102:
		priv->rev = 1;
		break;
	case 0x4f200800:
	case 0x4f201000:
		priv->rev = 2;
		break;
	default:
		dev_warn(dev->dev, "Unknown PID Reg value 0x%08x, "
				"defaulting to LCD revision 1\n",
				tilcdc_read(dev, LCDC_PID_REG));
		priv->rev = 1;
		break;
	}

	pm_runtime_put_sync(dev->dev);

	ret = modeset_init(dev);
	if (ret < 0) {
		dev_err(dev->dev, "failed to initialize mode setting\n");
		goto fail;
	}

	ret = drm_vblank_init(dev, 1);
	if (ret < 0) {
		dev_err(dev->dev, "failed to initialize vblank\n");
		goto fail;
	}

	pm_runtime_get_sync(dev->dev);
	ret = drm_irq_install(dev);
	pm_runtime_put_sync(dev->dev);
	if (ret < 0) {
		dev_err(dev->dev, "failed to install IRQ handler\n");
		goto fail;
	}

	platform_set_drvdata(pdev, dev);


	list_for_each_entry(mod, &module_list, list) {
		DBG("%s: preferred_bpp: %d", mod->name, mod->preferred_bpp);
		bpp = mod->preferred_bpp;
		if (bpp > 0)
			break;
	}

	priv->fbdev = drm_fbdev_cma_init(dev, bpp,
			dev->mode_config.num_crtc,
			dev->mode_config.num_connector);

	drm_kms_helper_poll_init(dev);

	return 0;

fail:
	tilcdc_unload(dev);
	return ret;
}

static void tilcdc_preclose(struct drm_device *dev, struct drm_file *file)
{
	struct tilcdc_drm_private *priv = dev->dev_private;

	tilcdc_crtc_cancel_page_flip(priv->crtc, file);
}

static void tilcdc_lastclose(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;
	drm_fbdev_cma_restore_mode(priv->fbdev);
}

static irqreturn_t tilcdc_irq(DRM_IRQ_ARGS)
{
	struct drm_device *dev = arg;
	struct tilcdc_drm_private *priv = dev->dev_private;
	return tilcdc_crtc_irq(priv->crtc);
}

static void tilcdc_irq_preinstall(struct drm_device *dev)
{
	tilcdc_clear_irqstatus(dev, 0xffffffff);
}

static int tilcdc_irq_postinstall(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;

	/* enable FIFO underflow irq: */
	if (priv->rev == 1)
		tilcdc_set(dev, LCDC_RASTER_CTRL_REG, LCDC_V1_UNDERFLOW_INT_ENA);
	else
		tilcdc_set(dev, LCDC_INT_ENABLE_SET_REG, LCDC_V2_UNDERFLOW_INT_ENA);

	return 0;
}

static void tilcdc_irq_uninstall(struct drm_device *dev)
{
	struct tilcdc_drm_private *priv = dev->dev_private;

	/* disable irqs that we might have enabled: */
	if (priv->rev == 1) {
		tilcdc_clear(dev, LCDC_RASTER_CTRL_REG,
				LCDC_V1_UNDERFLOW_INT_ENA | LCDC_V1_PL_INT_ENA);
		tilcdc_clear(dev, LCDC_DMA_CTRL_REG, LCDC_V1_END_OF_FRAME_INT_ENA);
	} else {
		tilcdc_clear(dev, LCDC_INT_ENABLE_SET_REG,
			LCDC_V2_UNDERFLOW_INT_ENA | LCDC_V2_PL_INT_ENA |
			LCDC_V2_END_OF_FRAME0_INT_ENA | LCDC_V2_END_OF_FRAME1_INT_ENA |
			LCDC_FRAME_DONE);
	}

}

static void enable_vblank(struct drm_device *dev, bool enable)
{
	struct tilcdc_drm_private *priv = dev->dev_private;
	u32 reg, mask;

	if (priv->rev == 1) {
		reg = LCDC_DMA_CTRL_REG;
		mask = LCDC_V1_END_OF_FRAME_INT_ENA;
	} else {
		reg = LCDC_INT_ENABLE_SET_REG;
		mask = LCDC_V2_END_OF_FRAME0_INT_ENA |
			LCDC_V2_END_OF_FRAME1_INT_ENA | LCDC_FRAME_DONE;
	}

	if (enable)
		tilcdc_set(dev, reg, mask);
	else
		tilcdc_clear(dev, reg, mask);
}

static int tilcdc_enable_vblank(struct drm_device *dev, int crtc)
{
	enable_vblank(dev, true);
	return 0;
}

static void tilcdc_disable_vblank(struct drm_device *dev, int crtc)
{
	enable_vblank(dev, false);
}

#if defined(CONFIG_DEBUG_FS) || defined(CONFIG_PM_SLEEP)
static const struct {
	const char *name;
	uint8_t  rev;
	uint8_t  save;
	uint32_t reg;
} registers[] =		{
#define REG(rev, save, reg) { #reg, rev, save, reg }
		/* exists in revision 1: */
		REG(1, false, LCDC_PID_REG),
		REG(1, true,  LCDC_CTRL_REG),
		REG(1, false, LCDC_STAT_REG),
		REG(1, true,  LCDC_RASTER_CTRL_REG),
		REG(1, true,  LCDC_RASTER_TIMING_0_REG),
		REG(1, true,  LCDC_RASTER_TIMING_1_REG),
		REG(1, true,  LCDC_RASTER_TIMING_2_REG),
		REG(1, true,  LCDC_DMA_CTRL_REG),
		REG(1, true,  LCDC_DMA_FB_BASE_ADDR_0_REG),
		REG(1, true,  LCDC_DMA_FB_CEILING_ADDR_0_REG),
		REG(1, true,  LCDC_DMA_FB_BASE_ADDR_1_REG),
		REG(1, true,  LCDC_DMA_FB_CEILING_ADDR_1_REG),
		/* new in revision 2: */
		REG(2, false, LCDC_RAW_STAT_REG),
		REG(2, false, LCDC_MASKED_STAT_REG),
		REG(2, false, LCDC_INT_ENABLE_SET_REG),
		REG(2, false, LCDC_INT_ENABLE_CLR_REG),
		REG(2, false, LCDC_END_OF_INT_IND_REG),
		REG(2, true,  LCDC_CLK_ENABLE_REG),
		REG(2, true,  LCDC_INT_ENABLE_SET_REG),
#undef REG
};
#endif

#ifdef CONFIG_DEBUG_FS
static int tilcdc_regs_show(struct seq_file *m, void *arg)
{
	struct drm_info_node *node = (struct drm_info_node *) m->private;
	struct drm_device *dev = node->minor->dev;
	struct tilcdc_drm_private *priv = dev->dev_private;
	unsigned i;

	pm_runtime_get_sync(dev->dev);

	seq_printf(m, "revision: %d\n", priv->rev);

	for (i = 0; i < ARRAY_SIZE(registers); i++)
		if (priv->rev >= registers[i].rev)
			seq_printf(m, "%s:\t %08x\n", registers[i].name,
					tilcdc_read(dev, registers[i].reg));

	pm_runtime_put_sync(dev->dev);

	return 0;
}

static int tilcdc_mm_show(struct seq_file *m, void *arg)
{
	struct drm_info_node *node = (struct drm_info_node *) m->private;
	struct drm_device *dev = node->minor->dev;
	return drm_mm_dump_table(m, dev->mm_private);
}

static struct drm_info_list tilcdc_debugfs_list[] = {
		{ "regs", tilcdc_regs_show, 0 },
		{ "mm",   tilcdc_mm_show,   0 },
		{ "fb",   drm_fb_cma_debugfs_show, 0 },
};

static int tilcdc_debugfs_init(struct drm_minor *minor)
{
	struct drm_device *dev = minor->dev;
	struct tilcdc_module *mod;
	int ret;

	ret = drm_debugfs_create_files(tilcdc_debugfs_list,
			ARRAY_SIZE(tilcdc_debugfs_list),
			minor->debugfs_root, minor);

	list_for_each_entry(mod, &module_list, list)
		if (mod->funcs->debugfs_init)
			mod->funcs->debugfs_init(mod, minor);

	if (ret) {
		dev_err(dev->dev, "could not install tilcdc_debugfs_list\n");
		return ret;
	}

	return ret;
}

static void tilcdc_debugfs_cleanup(struct drm_minor *minor)
{
	struct tilcdc_module *mod;
	drm_debugfs_remove_files(tilcdc_debugfs_list,
			ARRAY_SIZE(tilcdc_debugfs_list), minor);

	list_for_each_entry(mod, &module_list, list)
		if (mod->funcs->debugfs_cleanup)
			mod->funcs->debugfs_cleanup(mod, minor);
}
#endif

static const struct file_operations fops = {
	.owner              = THIS_MODULE,
	.open               = drm_open,
	.release            = drm_release,
	.unlocked_ioctl     = drm_ioctl,
#ifdef CONFIG_COMPAT
	.compat_ioctl       = drm_compat_ioctl,
#endif
	.poll               = drm_poll,
	.read               = drm_read,
	.fasync             = drm_fasync,
	.llseek             = no_llseek,
	.mmap               = drm_gem_cma_mmap,
};

static struct drm_driver tilcdc_driver = {
	.driver_features    = DRIVER_HAVE_IRQ | DRIVER_GEM | DRIVER_MODESET,
	.load               = tilcdc_load,
	.unload             = tilcdc_unload,
	.preclose           = tilcdc_preclose,
	.lastclose          = tilcdc_lastclose,
	.irq_handler        = tilcdc_irq,
	.irq_preinstall     = tilcdc_irq_preinstall,
	.irq_postinstall    = tilcdc_irq_postinstall,
	.irq_uninstall      = tilcdc_irq_uninstall,
	.get_vblank_counter = drm_vblank_count,
	.enable_vblank      = tilcdc_enable_vblank,
	.disable_vblank     = tilcdc_disable_vblank,
	.gem_free_object    = drm_gem_cma_free_object,
	.gem_vm_ops         = &drm_gem_cma_vm_ops,
	.dumb_create        = drm_gem_cma_dumb_create,
	.dumb_map_offset    = drm_gem_cma_dumb_map_offset,
	.dumb_destroy       = drm_gem_cma_dumb_destroy,
#ifdef CONFIG_DEBUG_FS
	.debugfs_init       = tilcdc_debugfs_init,
	.debugfs_cleanup    = tilcdc_debugfs_cleanup,
#endif
	.fops               = &fops,
	.name               = "tilcdc",
	.desc               = "TI LCD Controller DRM",
	.date               = "20121205",
	.major              = 1,
	.minor              = 0,
};

/*
 * Power management:
 */

#ifdef CONFIG_PM_SLEEP
static int tilcdc_pm_suspend(struct device *dev)
{
	struct drm_device *ddev = dev_get_drvdata(dev);
	struct tilcdc_drm_private *priv = ddev->dev_private;
	unsigned i, n = 0;

	drm_kms_helper_poll_disable(ddev);

	/* Save register state: */
	for (i = 0; i < ARRAY_SIZE(registers); i++)
		if (registers[i].save && (priv->rev >= registers[i].rev))
			priv->saved_register[n++] = tilcdc_read(ddev, registers[i].reg);

	return 0;
}

static int tilcdc_pm_resume(struct device *dev)
{
	struct drm_device *ddev = dev_get_drvdata(dev);
	struct tilcdc_drm_private *priv = ddev->dev_private;
	unsigned i, n = 0;

	/* Restore register state: */
	for (i = 0; i < ARRAY_SIZE(registers); i++)
		if (registers[i].save && (priv->rev >= registers[i].rev))
			tilcdc_write(ddev, registers[i].reg, priv->saved_register[n++]);

	drm_kms_helper_poll_enable(ddev);

	return 0;
}
#endif

static const struct dev_pm_ops tilcdc_pm_ops = {
	SET_SYSTEM_SLEEP_PM_OPS(tilcdc_pm_suspend, tilcdc_pm_resume)
};

/*
 * Platform driver:
 */

static int tilcdc_pdev_probe(struct platform_device *pdev)
{
	/* bail out early if no DT data: */
	if (!pdev->dev.of_node) {
		dev_err(&pdev->dev, "device-tree data is missing\n");
		return -ENXIO;
	}

	/* defer probing if slave is in deferred probing */
	if (slave_probing == true)
		return -EPROBE_DEFER;

	return drm_platform_init(&tilcdc_driver, pdev);
}

static int tilcdc_pdev_remove(struct platform_device *pdev)
{
	drm_platform_exit(&tilcdc_driver, pdev);

	return 0;
}

static struct of_device_id tilcdc_of_match[] = {
		{ .compatible = "ti,am33xx-tilcdc", },
		{ },
};
MODULE_DEVICE_TABLE(of, tilcdc_of_match);

static struct platform_driver tilcdc_platform_driver = {
	.probe      = tilcdc_pdev_probe,
	.remove     = tilcdc_pdev_remove,
	.driver     = {
		.owner  = THIS_MODULE,
		.name   = "tilcdc",
		.pm     = &tilcdc_pm_ops,
		.of_match_table = tilcdc_of_match,
	},
};

static int __init tilcdc_drm_init(void)
{
	DBG("init");
	tilcdc_tfp410_init();
	tilcdc_slave_init();
	tilcdc_panel_init();
	return platform_driver_register(&tilcdc_platform_driver);
}

static void __exit tilcdc_drm_fini(void)
{
	DBG("fini");
	tilcdc_tfp410_fini();
	tilcdc_slave_fini();
	tilcdc_panel_fini();
	platform_driver_unregister(&tilcdc_platform_driver);
}

late_initcall(tilcdc_drm_init);
module_exit(tilcdc_drm_fini);

MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
MODULE_DESCRIPTION("TI LCD Controller DRM Driver");
MODULE_LICENSE("GPL");
Commit	Line	Data
16ea975e RC	1	/*
	2	* Copyright (C) 2012 Texas Instruments
	3	* Author: Rob Clark <robdclark@gmail.com>
	4	*
	5	* This program is free software; you can redistribute it and/or modify it
	6	* under the terms of the GNU General Public License version 2 as published by
	7	* the Free Software Foundation.
	8	*
	9	* This program is distributed in the hope that it will be useful, but WITHOUT
	10	* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
	11	* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
	12	* more details.
	13	*
	14	* You should have received a copy of the GNU General Public License along with
	15	* this program. If not, see <http://www.gnu.org/licenses/>.
	16	*/
	17
	18	/* LCDC DRM driver, based on da8xx-fb */
	19
	20	#include "tilcdc_drv.h"
	21	#include "tilcdc_regs.h"
	22	#include "tilcdc_tfp410.h"
6e8de0bd	23	#include "tilcdc_slave.h"
0d4bbaf9	24	#include "tilcdc_panel.h"
16ea975e RC	25
	26	#include "drm_fb_helper.h"
	27
	28	static LIST_HEAD(module_list);
39de6194	29	static bool slave_probing;
16ea975e RC	30
	31	void tilcdc_module_init(struct tilcdc_module mod, const char name,
	32	const struct tilcdc_module_ops *funcs)
	33	{
	34	mod->name = name;
	35	mod->funcs = funcs;
	36	INIT_LIST_HEAD(&mod->list);
	37	list_add(&mod->list, &module_list);
	38	}
	39
	40	void tilcdc_module_cleanup(struct tilcdc_module *mod)
	41	{
	42	list_del(&mod->list);
	43	}
	44
39de6194 DE	45	void tilcdc_slave_probedefer(bool defered)
	46	{
	47	slave_probing = defered;
	48	}
	49
16ea975e RC	50	static struct of_device_id tilcdc_of_match[];
	51
	52	static struct drm_framebuffer tilcdc_fb_create(struct drm_device dev,
	53	struct drm_file file_priv, struct drm_mode_fb_cmd2 mode_cmd)
	54	{
	55	return drm_fb_cma_create(dev, file_priv, mode_cmd);
	56	}
	57
	58	static void tilcdc_fb_output_poll_changed(struct drm_device *dev)
	59	{
	60	struct tilcdc_drm_private *priv = dev->dev_private;
	61	if (priv->fbdev)
	62	drm_fbdev_cma_hotplug_event(priv->fbdev);
	63	}
	64
	65	static const struct drm_mode_config_funcs mode_config_funcs = {
	66	.fb_create = tilcdc_fb_create,
	67	.output_poll_changed = tilcdc_fb_output_poll_changed,
	68	};
	69
	70	static int modeset_init(struct drm_device *dev)
	71	{
	72	struct tilcdc_drm_private *priv = dev->dev_private;
	73	struct tilcdc_module *mod;
	74
	75	drm_mode_config_init(dev);
	76
	77	priv->crtc = tilcdc_crtc_create(dev);
	78
	79	list_for_each_entry(mod, &module_list, list) {
	80	DBG("loading module: %s", mod->name);
	81	mod->funcs->modeset_init(mod, dev);
	82	}
	83
9e48854c	84	if ((priv->num_encoders == 0) \|\| (priv->num_connectors == 0)) {
16ea975e RC	85	/* oh nos! */
	86	dev_err(dev->dev, "no encoders/connectors found\n");
	87	return -ENXIO;
	88	}
	89
	90	dev->mode_config.min_width = 0;
	91	dev->mode_config.min_height = 0;
	92	dev->mode_config.max_width = tilcdc_crtc_max_width(priv->crtc);
	93	dev->mode_config.max_height = 2048;
	94	dev->mode_config.funcs = &mode_config_funcs;
	95
	96	return 0;
	97	}
	98
	99	#ifdef CONFIG_CPU_FREQ
	100	static int cpufreq_transition(struct notifier_block *nb,
	101	unsigned long val, void *data)
	102	{
	103	struct tilcdc_drm_private *priv = container_of(nb,
	104	struct tilcdc_drm_private, freq_transition);
	105	if (val == CPUFREQ_POSTCHANGE) {
	106	if (priv->lcd_fck_rate != clk_get_rate(priv->clk)) {
	107	priv->lcd_fck_rate = clk_get_rate(priv->clk);
	108	tilcdc_crtc_update_clk(priv->crtc);
	109	}
	110	}
	111
	112	return 0;
	113	}
	114	#endif
	115
	116	/*
	117	* DRM operations:
	118	*/
	119
	120	static int tilcdc_unload(struct drm_device *dev)
	121	{
	122	struct tilcdc_drm_private *priv = dev->dev_private;
	123	struct tilcdc_module mod, cur;
	124
	125	drm_kms_helper_poll_fini(dev);
	126	drm_mode_config_cleanup(dev);
	127	drm_vblank_cleanup(dev);
	128
	129	pm_runtime_get_sync(dev->dev);
	130	drm_irq_uninstall(dev);
	131	pm_runtime_put_sync(dev->dev);
	132
	133	#ifdef CONFIG_CPU_FREQ
	134	cpufreq_unregister_notifier(&priv->freq_transition,
	135	CPUFREQ_TRANSITION_NOTIFIER);
	136	#endif
	137
	138	if (priv->clk)
	139	clk_put(priv->clk);
	140
	141	if (priv->mmio)
	142	iounmap(priv->mmio);
	143
	144	flush_workqueue(priv->wq);
	145	destroy_workqueue(priv->wq);
	146
	147	dev->dev_private = NULL;
	148
149	pm_runtime_disable(dev->dev);
150
151	list_for_each_entry_safe(mod, cur, &module_list, list) {
152	DBG("destroying module: %s", mod->name);
153	mod->funcs->destroy(mod);
154	}
155
156	kfree(priv);
157
158	return 0;
159	}
160
161	static int tilcdc_load(struct drm_device *dev, unsigned long flags)
162	{
163	struct platform_device *pdev = dev->platformdev;
164	struct device_node *node = pdev->dev.of_node;
165	struct tilcdc_drm_private *priv;
dc28aa07	166	struct tilcdc_module *mod;
16ea975e	167	struct resource *res;
dc28aa07	168	u32 bpp = 0;
16ea975e RC	169	int ret;
	170
	171	priv = kzalloc(sizeof(*priv), GFP_KERNEL);
	172	if (!priv) {
	173	dev_err(dev->dev, "failed to allocate private data\n");
	174	return -ENOMEM;
	175	}
	176
	177	dev->dev_private = priv;
	178
	179	priv->wq = alloc_ordered_workqueue("tilcdc", 0);
	180
	181	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	182	if (!res) {
	183	dev_err(dev->dev, "failed to get memory resource\n");
	184	ret = -EINVAL;
	185	goto fail;
	186	}
	187
	188	priv->mmio = ioremap_nocache(res->start, resource_size(res));
	189	if (!priv->mmio) {
	190	dev_err(dev->dev, "failed to ioremap\n");
	191	ret = -ENOMEM;
	192	goto fail;
	193	}
	194
	195	priv->clk = clk_get(dev->dev, "fck");
	196	if (IS_ERR(priv->clk)) {
	197	dev_err(dev->dev, "failed to get functional clock\n");
	198	ret = -ENODEV;
	199	goto fail;
	200	}
	201
	202	priv->disp_clk = clk_get(dev->dev, "dpll_disp_ck");
	203	if (IS_ERR(priv->clk)) {
	204	dev_err(dev->dev, "failed to get display clock\n");
	205	ret = -ENODEV;
	206	goto fail;
	207	}
	208
	209	#ifdef CONFIG_CPU_FREQ
	210	priv->lcd_fck_rate = clk_get_rate(priv->clk);
	211	priv->freq_transition.notifier_call = cpufreq_transition;
	212	ret = cpufreq_register_notifier(&priv->freq_transition,
	213	CPUFREQ_TRANSITION_NOTIFIER);
	214	if (ret) {
	215	dev_err(dev->dev, "failed to register cpufreq notifier\n");
	216	goto fail;
	217	}
	218	#endif
	219
	220	if (of_property_read_u32(node, "max-bandwidth", &priv->max_bandwidth))
4e564346 DE	221	priv->max_bandwidth = TILCDC_DEFAULT_MAX_BANDWIDTH;
	222
	223	DBG("Maximum Bandwidth Value %d", priv->max_bandwidth);
	224
	225	if (of_property_read_u32(node, "ti,max-width", &priv->max_width))
	226	priv->max_width = TILCDC_DEFAULT_MAX_WIDTH;
	227
	228	DBG("Maximum Horizontal Pixel Width Value %dpixels", priv->max_width);
	229
	230	if (of_property_read_u32(node, "ti,max-pixelclock",
	231	&priv->max_pixelclock))
	232	priv->max_pixelclock = TILCDC_DEFAULT_MAX_PIXELCLOCK;
	233
	234	DBG("Maximum Pixel Clock Value %dKHz", priv->max_pixelclock);
16ea975e RC	235
	236	pm_runtime_enable(dev->dev);
	237
	238	/* Determine LCD IP Version */
	239	pm_runtime_get_sync(dev->dev);
	240	switch (tilcdc_read(dev, LCDC_PID_REG)) {
	241	case 0x4c100102:
	242	priv->rev = 1;
	243	break;
	244	case 0x4f200800:
	245	case 0x4f201000:
	246	priv->rev = 2;
	247	break;
	248	default:
	249	dev_warn(dev->dev, "Unknown PID Reg value 0x%08x, "
	250	"defaulting to LCD revision 1\n",
	251	tilcdc_read(dev, LCDC_PID_REG));
	252	priv->rev = 1;
	253	break;
	254	}
	255
	256	pm_runtime_put_sync(dev->dev);
	257
	258	ret = modeset_init(dev);
	259	if (ret < 0) {
	260	dev_err(dev->dev, "failed to initialize mode setting\n");
	261	goto fail;
	262	}
	263
	264	ret = drm_vblank_init(dev, 1);
	265	if (ret < 0) {
	266	dev_err(dev->dev, "failed to initialize vblank\n");
	267	goto fail;
	268	}
	269
	270	pm_runtime_get_sync(dev->dev);
	271	ret = drm_irq_install(dev);
	272	pm_runtime_put_sync(dev->dev);
	273	if (ret < 0) {
	274	dev_err(dev->dev, "failed to install IRQ handler\n");
	275	goto fail;
	276	}
	277
	278	platform_set_drvdata(pdev, dev);
	279
dc28aa07 BP	280
	281	list_for_each_entry(mod, &module_list, list) {
	282	DBG("%s: preferred_bpp: %d", mod->name, mod->preferred_bpp);
	283	bpp = mod->preferred_bpp;
	284	if (bpp > 0)
	285	break;
	286	}
	287
	288	priv->fbdev = drm_fbdev_cma_init(dev, bpp,
16ea975e RC	289	dev->mode_config.num_crtc,
	290	dev->mode_config.num_connector);
	291
	292	drm_kms_helper_poll_init(dev);
	293
	294	return 0;
	295
	296	fail:
	297	tilcdc_unload(dev);
	298	return ret;
	299	}
	300
	301	static void tilcdc_preclose(struct drm_device dev, struct drm_file file)
	302	{
	303	struct tilcdc_drm_private *priv = dev->dev_private;
	304
	305	tilcdc_crtc_cancel_page_flip(priv->crtc, file);
	306	}
	307
	308	static void tilcdc_lastclose(struct drm_device *dev)
	309	{
	310	struct tilcdc_drm_private *priv = dev->dev_private;
	311	drm_fbdev_cma_restore_mode(priv->fbdev);
	312	}
	313
	314	static irqreturn_t tilcdc_irq(DRM_IRQ_ARGS)
	315	{
	316	struct drm_device *dev = arg;
	317	struct tilcdc_drm_private *priv = dev->dev_private;
	318	return tilcdc_crtc_irq(priv->crtc);
	319	}
	320
	321	static void tilcdc_irq_preinstall(struct drm_device *dev)
	322	{
	323	tilcdc_clear_irqstatus(dev, 0xffffffff);
	324	}
	325
	326	static int tilcdc_irq_postinstall(struct drm_device *dev)
	327	{
	328	struct tilcdc_drm_private *priv = dev->dev_private;
	329
	330	/* enable FIFO underflow irq: */
a50b24f4	331	if (priv->rev == 1)
16ea975e	332	tilcdc_set(dev, LCDC_RASTER_CTRL_REG, LCDC_V1_UNDERFLOW_INT_ENA);
a50b24f4	333	else
16ea975e	334	tilcdc_set(dev, LCDC_INT_ENABLE_SET_REG, LCDC_V2_UNDERFLOW_INT_ENA);
16ea975e RC	335
	336	return 0;
	337	}
	338
	339	static void tilcdc_irq_uninstall(struct drm_device *dev)
	340	{
	341	struct tilcdc_drm_private *priv = dev->dev_private;
	342
	343	/* disable irqs that we might have enabled: */
	344	if (priv->rev == 1) {
	345	tilcdc_clear(dev, LCDC_RASTER_CTRL_REG,
	346	LCDC_V1_UNDERFLOW_INT_ENA \| LCDC_V1_PL_INT_ENA);
	347	tilcdc_clear(dev, LCDC_DMA_CTRL_REG, LCDC_V1_END_OF_FRAME_INT_ENA);
	348	} else {
	349	tilcdc_clear(dev, LCDC_INT_ENABLE_SET_REG,
	350	LCDC_V2_UNDERFLOW_INT_ENA \| LCDC_V2_PL_INT_ENA \|
	351	LCDC_V2_END_OF_FRAME0_INT_ENA \| LCDC_V2_END_OF_FRAME1_INT_ENA \|
	352	LCDC_FRAME_DONE);
	353	}
	354
	355	}
	356
	357	static void enable_vblank(struct drm_device *dev, bool enable)
	358	{
	359	struct tilcdc_drm_private *priv = dev->dev_private;
	360	u32 reg, mask;
	361
	362	if (priv->rev == 1) {
	363	reg = LCDC_DMA_CTRL_REG;
	364	mask = LCDC_V1_END_OF_FRAME_INT_ENA;
	365	} else {
	366	reg = LCDC_INT_ENABLE_SET_REG;
	367	mask = LCDC_V2_END_OF_FRAME0_INT_ENA \|
	368	LCDC_V2_END_OF_FRAME1_INT_ENA \| LCDC_FRAME_DONE;
	369	}
	370
	371	if (enable)
	372	tilcdc_set(dev, reg, mask);
	373	else
	374	tilcdc_clear(dev, reg, mask);
	375	}
	376
	377	static int tilcdc_enable_vblank(struct drm_device *dev, int crtc)
	378	{
	379	enable_vblank(dev, true);
	380	return 0;
	381	}
	382
	383	static void tilcdc_disable_vblank(struct drm_device *dev, int crtc)
	384	{
	385	enable_vblank(dev, false);
	386	}
	387
	388	#if defined(CONFIG_DEBUG_FS) \|\| defined(CONFIG_PM_SLEEP)
	389	static const struct {
	390	const char *name;
	391	uint8_t rev;
	392	uint8_t save;
	393	uint32_t reg;
32501459	394	} registers[] = {
16ea975e RC	395	#define REG(rev, save, reg) { #reg, rev, save, reg }
	396	/* exists in revision 1: */
	397	REG(1, false, LCDC_PID_REG),
	398	REG(1, true, LCDC_CTRL_REG),
	399	REG(1, false, LCDC_STAT_REG),
	400	REG(1, true, LCDC_RASTER_CTRL_REG),
	401	REG(1, true, LCDC_RASTER_TIMING_0_REG),
	402	REG(1, true, LCDC_RASTER_TIMING_1_REG),
	403	REG(1, true, LCDC_RASTER_TIMING_2_REG),
	404	REG(1, true, LCDC_DMA_CTRL_REG),
	405	REG(1, true, LCDC_DMA_FB_BASE_ADDR_0_REG),
	406	REG(1, true, LCDC_DMA_FB_CEILING_ADDR_0_REG),
	407	REG(1, true, LCDC_DMA_FB_BASE_ADDR_1_REG),
	408	REG(1, true, LCDC_DMA_FB_CEILING_ADDR_1_REG),
	409	/* new in revision 2: */
	410	REG(2, false, LCDC_RAW_STAT_REG),
	411	REG(2, false, LCDC_MASKED_STAT_REG),
	412	REG(2, false, LCDC_INT_ENABLE_SET_REG),
	413	REG(2, false, LCDC_INT_ENABLE_CLR_REG),
	414	REG(2, false, LCDC_END_OF_INT_IND_REG),
	415	REG(2, true, LCDC_CLK_ENABLE_REG),
	416	REG(2, true, LCDC_INT_ENABLE_SET_REG),
	417	#undef REG
	418	};
	419	#endif
	420
	421	#ifdef CONFIG_DEBUG_FS
	422	static int tilcdc_regs_show(struct seq_file m, void arg)
	423	{
	424	struct drm_info_node node = (struct drm_info_node ) m->private;
	425	struct drm_device *dev = node->minor->dev;
	426	struct tilcdc_drm_private *priv = dev->dev_private;
	427	unsigned i;
	428
	429	pm_runtime_get_sync(dev->dev);
	430
	431	seq_printf(m, "revision: %d\n", priv->rev);
	432
	433	for (i = 0; i < ARRAY_SIZE(registers); i++)
	434	if (priv->rev >= registers[i].rev)
	435	seq_printf(m, "%s:\t %08x\n", registers[i].name,
	436	tilcdc_read(dev, registers[i].reg));
	437
	438	pm_runtime_put_sync(dev->dev);
	439
	440	return 0;
	441	}
	442
	443	static int tilcdc_mm_show(struct seq_file m, void arg)
	444	{
	445	struct drm_info_node node = (struct drm_info_node ) m->private;
	446	struct drm_device *dev = node->minor->dev;
	447	return drm_mm_dump_table(m, dev->mm_private);
	448	}
	449
	450	static struct drm_info_list tilcdc_debugfs_list[] = {
	451	{ "regs", tilcdc_regs_show, 0 },
	452	{ "mm", tilcdc_mm_show, 0 },
	453	{ "fb", drm_fb_cma_debugfs_show, 0 },
	454	};
	455
	456	static int tilcdc_debugfs_init(struct drm_minor *minor)
	457	{
	458	struct drm_device *dev = minor->dev;
459	struct tilcdc_module *mod;
460	int ret;
461
462	ret = drm_debugfs_create_files(tilcdc_debugfs_list,
463	ARRAY_SIZE(tilcdc_debugfs_list),
464	minor->debugfs_root, minor);
465
466	list_for_each_entry(mod, &module_list, list)
467	if (mod->funcs->debugfs_init)
468	mod->funcs->debugfs_init(mod, minor);
469
470	if (ret) {
471	dev_err(dev->dev, "could not install tilcdc_debugfs_list\n");
472	return ret;
473	}
474
475	return ret;
476	}
477
478	static void tilcdc_debugfs_cleanup(struct drm_minor *minor)
479	{
480	struct tilcdc_module *mod;
481	drm_debugfs_remove_files(tilcdc_debugfs_list,
482	ARRAY_SIZE(tilcdc_debugfs_list), minor);
483
484	list_for_each_entry(mod, &module_list, list)
485	if (mod->funcs->debugfs_cleanup)
486	mod->funcs->debugfs_cleanup(mod, minor);
487	}
488	#endif
489
490	static const struct file_operations fops = {
491	.owner = THIS_MODULE,
492	.open = drm_open,
493	.release = drm_release,
494	.unlocked_ioctl = drm_ioctl,
495	#ifdef CONFIG_COMPAT
496	.compat_ioctl = drm_compat_ioctl,
497	#endif
498	.poll = drm_poll,
499	.read = drm_read,
500	.fasync = drm_fasync,
501	.llseek = no_llseek,
502	.mmap = drm_gem_cma_mmap,
503	};
504
505	static struct drm_driver tilcdc_driver = {
506	.driver_features = DRIVER_HAVE_IRQ \| DRIVER_GEM \| DRIVER_MODESET,
507	.load = tilcdc_load,
508	.unload = tilcdc_unload,
509	.preclose = tilcdc_preclose,
510	.lastclose = tilcdc_lastclose,
511	.irq_handler = tilcdc_irq,
512	.irq_preinstall = tilcdc_irq_preinstall,
513	.irq_postinstall = tilcdc_irq_postinstall,
514	.irq_uninstall = tilcdc_irq_uninstall,
515	.get_vblank_counter = drm_vblank_count,
516	.enable_vblank = tilcdc_enable_vblank,
517	.disable_vblank = tilcdc_disable_vblank,
518	.gem_free_object = drm_gem_cma_free_object,
519	.gem_vm_ops = &drm_gem_cma_vm_ops,
520	.dumb_create = drm_gem_cma_dumb_create,
521	.dumb_map_offset = drm_gem_cma_dumb_map_offset,
522	.dumb_destroy = drm_gem_cma_dumb_destroy,
523	#ifdef CONFIG_DEBUG_FS
524	.debugfs_init = tilcdc_debugfs_init,
525	.debugfs_cleanup = tilcdc_debugfs_cleanup,
526	#endif
527	.fops = &fops,
528	.name = "tilcdc",
529	.desc = "TI LCD Controller DRM",
530	.date = "20121205",
531	.major = 1,
532	.minor = 0,
533	};
534
535	/*
536	* Power management:
537	*/
538
539	#ifdef CONFIG_PM_SLEEP
540	static int tilcdc_pm_suspend(struct device *dev)
541	{
542	struct drm_device *ddev = dev_get_drvdata(dev);
543	struct tilcdc_drm_private *priv = ddev->dev_private;
544	unsigned i, n = 0;
545
546	drm_kms_helper_poll_disable(ddev);
547
548	/* Save register state: */
549	for (i = 0; i < ARRAY_SIZE(registers); i++)
550	if (registers[i].save && (priv->rev >= registers[i].rev))
551	priv->saved_register[n++] = tilcdc_read(ddev, registers[i].reg);
552
553	return 0;
554	}
555
556	static int tilcdc_pm_resume(struct device *dev)
557	{
558	struct drm_device *ddev = dev_get_drvdata(dev);
559	struct tilcdc_drm_private *priv = ddev->dev_private;
560	unsigned i, n = 0;
561
562	/* Restore register state: */
563	for (i = 0; i < ARRAY_SIZE(registers); i++)
564	if (registers[i].save && (priv->rev >= registers[i].rev))
565	tilcdc_write(ddev, registers[i].reg, priv->saved_register[n++]);
566
567	drm_kms_helper_poll_enable(ddev);
568
569	return 0;
570	}
571	#endif
572
573	static const struct dev_pm_ops tilcdc_pm_ops = {
574	SET_SYSTEM_SLEEP_PM_OPS(tilcdc_pm_suspend, tilcdc_pm_resume)
575	};
576
577	/*
578	* Platform driver:
579	*/
580
581	static int tilcdc_pdev_probe(struct platform_device *pdev)
582	{
583	/* bail out early if no DT data: */
584	if (!pdev->dev.of_node) {
585	dev_err(&pdev->dev, "device-tree data is missing\n");
586	return -ENXIO;
587	}
588
39de6194 DE	589	/* defer probing if slave is in deferred probing */
	590	if (slave_probing == true)
	591	return -EPROBE_DEFER;
	592
16ea975e RC	593	return drm_platform_init(&tilcdc_driver, pdev);
	594	}
	595
	596	static int tilcdc_pdev_remove(struct platform_device *pdev)
	597	{
	598	drm_platform_exit(&tilcdc_driver, pdev);
	599
	600	return 0;
	601	}
	602
	603	static struct of_device_id tilcdc_of_match[] = {
	604	{ .compatible = "ti,am33xx-tilcdc", },
	605	{ },
	606	};
	607	MODULE_DEVICE_TABLE(of, tilcdc_of_match);
	608
	609	static struct platform_driver tilcdc_platform_driver = {
	610	.probe = tilcdc_pdev_probe,
	611	.remove = tilcdc_pdev_remove,
	612	.driver = {
	613	.owner = THIS_MODULE,
	614	.name = "tilcdc",
	615	.pm = &tilcdc_pm_ops,
	616	.of_match_table = tilcdc_of_match,
	617	},
	618	};
	619
	620	static int __init tilcdc_drm_init(void)
	621	{
	622	DBG("init");
	623	tilcdc_tfp410_init();
6e8de0bd	624	tilcdc_slave_init();
0d4bbaf9	625	tilcdc_panel_init();
16ea975e RC	626	return platform_driver_register(&tilcdc_platform_driver);
	627	}
	628
	629	static void __exit tilcdc_drm_fini(void)
	630	{
	631	DBG("fini");
	632	tilcdc_tfp410_fini();
6e8de0bd	633	tilcdc_slave_fini();
0d4bbaf9	634	tilcdc_panel_fini();
16ea975e RC	635	platform_driver_unregister(&tilcdc_platform_driver);
	636	}
	637
6e8de0bd	638	late_initcall(tilcdc_drm_init);
16ea975e RC	639	module_exit(tilcdc_drm_fini);
	640
	641	MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
	642	MODULE_DESCRIPTION("TI LCD Controller DRM Driver");
	643	MODULE_LICENSE("GPL");