]>
Commit | Line | Data |
---|---|---|
443448d0 | 1 | /* via_dmablit.c -- PCI DMA BitBlt support for the VIA Unichrome/Pro |
bc5f4523 | 2 | * |
443448d0 DA |
3 | * Copyright (C) 2005 Thomas Hellstrom, All Rights Reserved. |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sub license, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the | |
13 | * next paragraph) shall be included in all copies or substantial portions | |
14 | * of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL | |
bc5f4523 DA |
19 | * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, |
20 | * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR | |
21 | * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE | |
443448d0 DA |
22 | * USE OR OTHER DEALINGS IN THE SOFTWARE. |
23 | * | |
bc5f4523 | 24 | * Authors: |
443448d0 DA |
25 | * Thomas Hellstrom. |
26 | * Partially based on code obtained from Digeo Inc. | |
27 | */ | |
28 | ||
29 | ||
30 | /* | |
bc5f4523 DA |
31 | * Unmaps the DMA mappings. |
32 | * FIXME: Is this a NoOp on x86? Also | |
33 | * FIXME: What happens if this one is called and a pending blit has previously done | |
34 | * the same DMA mappings? | |
443448d0 DA |
35 | */ |
36 | ||
443448d0 | 37 | #include <linux/pagemap.h> |
02c484a8 | 38 | #include <linux/pci.h> |
5a0e3ad6 | 39 | #include <linux/slab.h> |
0005cbda SR |
40 | #include <linux/vmalloc.h> |
41 | ||
42 | #include <drm/drm_device.h> | |
0005cbda SR |
43 | #include <drm/via_drm.h> |
44 | ||
45 | #include "via_dmablit.h" | |
46 | #include "via_drv.h" | |
443448d0 | 47 | |
d40c8533 DA |
48 | #define VIA_PGDN(x) (((unsigned long)(x)) & PAGE_MASK) |
49 | #define VIA_PGOFF(x) (((unsigned long)(x)) & ~PAGE_MASK) | |
50 | #define VIA_PFN(x) ((unsigned long)(x) >> PAGE_SHIFT) | |
443448d0 DA |
51 | |
52 | typedef struct _drm_via_descriptor { | |
53 | uint32_t mem_addr; | |
54 | uint32_t dev_addr; | |
55 | uint32_t size; | |
56 | uint32_t next; | |
57 | } drm_via_descriptor_t; | |
58 | ||
59 | ||
60 | /* | |
61 | * Unmap a DMA mapping. | |
62 | */ | |
63 | ||
64 | ||
65 | ||
66 | static void | |
67 | via_unmap_blit_from_device(struct pci_dev *pdev, drm_via_sg_info_t *vsg) | |
68 | { | |
69 | int num_desc = vsg->num_desc; | |
70 | unsigned cur_descriptor_page = num_desc / vsg->descriptors_per_page; | |
71 | unsigned descriptor_this_page = num_desc % vsg->descriptors_per_page; | |
bc5f4523 | 72 | drm_via_descriptor_t *desc_ptr = vsg->desc_pages[cur_descriptor_page] + |
443448d0 DA |
73 | descriptor_this_page; |
74 | dma_addr_t next = vsg->chain_start; | |
75 | ||
58c1e85a | 76 | while (num_desc--) { |
443448d0 DA |
77 | if (descriptor_this_page-- == 0) { |
78 | cur_descriptor_page--; | |
79 | descriptor_this_page = vsg->descriptors_per_page - 1; | |
bc5f4523 | 80 | desc_ptr = vsg->desc_pages[cur_descriptor_page] + |
443448d0 DA |
81 | descriptor_this_page; |
82 | } | |
83 | dma_unmap_single(&pdev->dev, next, sizeof(*desc_ptr), DMA_TO_DEVICE); | |
84 | dma_unmap_page(&pdev->dev, desc_ptr->mem_addr, desc_ptr->size, vsg->direction); | |
85 | next = (dma_addr_t) desc_ptr->next; | |
86 | desc_ptr--; | |
87 | } | |
88 | } | |
89 | ||
90 | /* | |
91 | * If mode = 0, count how many descriptors are needed. | |
92 | * If mode = 1, Map the DMA pages for the device, put together and map also the descriptors. | |
93 | * Descriptors are run in reverse order by the hardware because we are not allowed to update the | |
94 | * 'next' field without syncing calls when the descriptor is already mapped. | |
95 | */ | |
96 | ||
97 | static void | |
98 | via_map_blit_for_device(struct pci_dev *pdev, | |
99 | const drm_via_dmablit_t *xfer, | |
bc5f4523 | 100 | drm_via_sg_info_t *vsg, |
443448d0 DA |
101 | int mode) |
102 | { | |
103 | unsigned cur_descriptor_page = 0; | |
104 | unsigned num_descriptors_this_page = 0; | |
105 | unsigned char *mem_addr = xfer->mem_addr; | |
106 | unsigned char *cur_mem; | |
107 | unsigned char *first_addr = (unsigned char *)VIA_PGDN(mem_addr); | |
108 | uint32_t fb_addr = xfer->fb_addr; | |
109 | uint32_t cur_fb; | |
110 | unsigned long line_len; | |
111 | unsigned remaining_len; | |
112 | int num_desc = 0; | |
113 | int cur_line; | |
114 | dma_addr_t next = 0 | VIA_DMA_DPR_EC; | |
339363c4 | 115 | drm_via_descriptor_t *desc_ptr = NULL; |
443448d0 | 116 | |
bc5f4523 | 117 | if (mode == 1) |
443448d0 DA |
118 | desc_ptr = vsg->desc_pages[cur_descriptor_page]; |
119 | ||
120 | for (cur_line = 0; cur_line < xfer->num_lines; ++cur_line) { | |
121 | ||
122 | line_len = xfer->line_length; | |
123 | cur_fb = fb_addr; | |
124 | cur_mem = mem_addr; | |
bc5f4523 | 125 | |
443448d0 DA |
126 | while (line_len > 0) { |
127 | ||
d40c8533 | 128 | remaining_len = min(PAGE_SIZE-VIA_PGOFF(cur_mem), line_len); |
443448d0 DA |
129 | line_len -= remaining_len; |
130 | ||
131 | if (mode == 1) { | |
bc5f4523 DA |
132 | desc_ptr->mem_addr = |
133 | dma_map_page(&pdev->dev, | |
134 | vsg->pages[VIA_PFN(cur_mem) - | |
443448d0 | 135 | VIA_PFN(first_addr)], |
bc5f4523 | 136 | VIA_PGOFF(cur_mem), remaining_len, |
443448d0 | 137 | vsg->direction); |
d40c8533 | 138 | desc_ptr->dev_addr = cur_fb; |
bc5f4523 | 139 | |
d40c8533 | 140 | desc_ptr->size = remaining_len; |
443448d0 | 141 | desc_ptr->next = (uint32_t) next; |
bc5f4523 | 142 | next = dma_map_single(&pdev->dev, desc_ptr, sizeof(*desc_ptr), |
443448d0 DA |
143 | DMA_TO_DEVICE); |
144 | desc_ptr++; | |
145 | if (++num_descriptors_this_page >= vsg->descriptors_per_page) { | |
146 | num_descriptors_this_page = 0; | |
147 | desc_ptr = vsg->desc_pages[++cur_descriptor_page]; | |
148 | } | |
149 | } | |
bc5f4523 | 150 | |
443448d0 DA |
151 | num_desc++; |
152 | cur_mem += remaining_len; | |
153 | cur_fb += remaining_len; | |
154 | } | |
bc5f4523 | 155 | |
443448d0 DA |
156 | mem_addr += xfer->mem_stride; |
157 | fb_addr += xfer->fb_stride; | |
158 | } | |
159 | ||
160 | if (mode == 1) { | |
161 | vsg->chain_start = next; | |
162 | vsg->state = dr_via_device_mapped; | |
163 | } | |
164 | vsg->num_desc = num_desc; | |
165 | } | |
166 | ||
167 | /* | |
bc5f4523 | 168 | * Function that frees up all resources for a blit. It is usable even if the |
d40c8533 | 169 | * blit info has only been partially built as long as the status enum is consistent |
443448d0 DA |
170 | * with the actual status of the used resources. |
171 | */ | |
172 | ||
173 | ||
ce60fe02 | 174 | static void |
bc5f4523 | 175 | via_free_sg_info(struct pci_dev *pdev, drm_via_sg_info_t *vsg) |
443448d0 | 176 | { |
443448d0 DA |
177 | int i; |
178 | ||
58c1e85a | 179 | switch (vsg->state) { |
443448d0 DA |
180 | case dr_via_device_mapped: |
181 | via_unmap_blit_from_device(pdev, vsg); | |
88c12a02 | 182 | /* fall through */ |
443448d0 | 183 | case dr_via_desc_pages_alloc: |
58c1e85a | 184 | for (i = 0; i < vsg->num_desc_pages; ++i) { |
443448d0 | 185 | if (vsg->desc_pages[i] != NULL) |
58c1e85a | 186 | free_page((unsigned long)vsg->desc_pages[i]); |
443448d0 DA |
187 | } |
188 | kfree(vsg->desc_pages); | |
88c12a02 | 189 | /* fall through */ |
443448d0 | 190 | case dr_via_pages_locked: |
f1f6a7dd JH |
191 | unpin_user_pages_dirty_lock(vsg->pages, vsg->num_pages, |
192 | (vsg->direction == DMA_FROM_DEVICE)); | |
88c12a02 | 193 | /* fall through */ |
443448d0 DA |
194 | case dr_via_pages_alloc: |
195 | vfree(vsg->pages); | |
88c12a02 | 196 | /* fall through */ |
443448d0 DA |
197 | default: |
198 | vsg->state = dr_via_sg_init; | |
199 | } | |
c5c07550 F |
200 | vfree(vsg->bounce_buffer); |
201 | vsg->bounce_buffer = NULL; | |
443448d0 | 202 | vsg->free_on_sequence = 0; |
bc5f4523 | 203 | } |
443448d0 DA |
204 | |
205 | /* | |
206 | * Fire a blit engine. | |
207 | */ | |
208 | ||
209 | static void | |
84b1fd10 | 210 | via_fire_dmablit(struct drm_device *dev, drm_via_sg_info_t *vsg, int engine) |
443448d0 DA |
211 | { |
212 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
213 | ||
3bf2a06e SR |
214 | via_write(dev_priv, VIA_PCI_DMA_MAR0 + engine*0x10, 0); |
215 | via_write(dev_priv, VIA_PCI_DMA_DAR0 + engine*0x10, 0); | |
216 | via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DD | VIA_DMA_CSR_TD | | |
443448d0 | 217 | VIA_DMA_CSR_DE); |
3bf2a06e SR |
218 | via_write(dev_priv, VIA_PCI_DMA_MR0 + engine*0x04, VIA_DMA_MR_CM | VIA_DMA_MR_TDIE); |
219 | via_write(dev_priv, VIA_PCI_DMA_BCR0 + engine*0x10, 0); | |
220 | via_write(dev_priv, VIA_PCI_DMA_DPR0 + engine*0x10, vsg->chain_start); | |
85b2331b | 221 | wmb(); |
3bf2a06e SR |
222 | via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DE | VIA_DMA_CSR_TS); |
223 | via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04); | |
443448d0 DA |
224 | } |
225 | ||
226 | /* | |
227 | * Obtain a page pointer array and lock all pages into system memory. A segmentation violation will | |
228 | * occur here if the calling user does not have access to the submitted address. | |
229 | */ | |
230 | ||
231 | static int | |
232 | via_lock_all_dma_pages(drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) | |
233 | { | |
234 | int ret; | |
235 | unsigned long first_pfn = VIA_PFN(xfer->mem_addr); | |
58c1e85a | 236 | vsg->num_pages = VIA_PFN(xfer->mem_addr + (xfer->num_lines * xfer->mem_stride - 1)) - |
443448d0 | 237 | first_pfn + 1; |
bc5f4523 | 238 | |
fad953ce | 239 | vsg->pages = vzalloc(array_size(sizeof(struct page *), vsg->num_pages)); |
ec3789cc | 240 | if (NULL == vsg->pages) |
20caafa6 | 241 | return -ENOMEM; |
a5adf0a0 | 242 | ret = pin_user_pages_fast((unsigned long)xfer->mem_addr, |
73b0140b IW |
243 | vsg->num_pages, |
244 | vsg->direction == DMA_FROM_DEVICE ? FOLL_WRITE : 0, | |
a6e0d12f | 245 | vsg->pages); |
443448d0 | 246 | if (ret != vsg->num_pages) { |
bc5f4523 | 247 | if (ret < 0) |
443448d0 DA |
248 | return ret; |
249 | vsg->state = dr_via_pages_locked; | |
20caafa6 | 250 | return -EINVAL; |
443448d0 DA |
251 | } |
252 | vsg->state = dr_via_pages_locked; | |
253 | DRM_DEBUG("DMA pages locked\n"); | |
254 | return 0; | |
255 | } | |
256 | ||
257 | /* | |
258 | * Allocate DMA capable memory for the blit descriptor chain, and an array that keeps track of the | |
259 | * pages we allocate. We don't want to use kmalloc for the descriptor chain because it may be | |
e1c05067 | 260 | * quite large for some blits, and pages don't need to be contiguous. |
443448d0 DA |
261 | */ |
262 | ||
bc5f4523 | 263 | static int |
443448d0 DA |
264 | via_alloc_desc_pages(drm_via_sg_info_t *vsg) |
265 | { | |
266 | int i; | |
bc5f4523 | 267 | |
58c1e85a | 268 | vsg->descriptors_per_page = PAGE_SIZE / sizeof(drm_via_descriptor_t); |
bc5f4523 | 269 | vsg->num_desc_pages = (vsg->num_desc + vsg->descriptors_per_page - 1) / |
443448d0 DA |
270 | vsg->descriptors_per_page; |
271 | ||
dd00cc48 | 272 | if (NULL == (vsg->desc_pages = kcalloc(vsg->num_desc_pages, sizeof(void *), GFP_KERNEL))) |
20caafa6 | 273 | return -ENOMEM; |
bc5f4523 | 274 | |
443448d0 | 275 | vsg->state = dr_via_desc_pages_alloc; |
58c1e85a | 276 | for (i = 0; i < vsg->num_desc_pages; ++i) { |
bc5f4523 | 277 | if (NULL == (vsg->desc_pages[i] = |
443448d0 | 278 | (drm_via_descriptor_t *) __get_free_page(GFP_KERNEL))) |
20caafa6 | 279 | return -ENOMEM; |
443448d0 DA |
280 | } |
281 | DRM_DEBUG("Allocated %d pages for %d descriptors.\n", vsg->num_desc_pages, | |
282 | vsg->num_desc); | |
283 | return 0; | |
284 | } | |
bc5f4523 | 285 | |
443448d0 | 286 | static void |
84b1fd10 | 287 | via_abort_dmablit(struct drm_device *dev, int engine) |
443448d0 DA |
288 | { |
289 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
290 | ||
3bf2a06e | 291 | via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TA); |
443448d0 DA |
292 | } |
293 | ||
294 | static void | |
84b1fd10 | 295 | via_dmablit_engine_off(struct drm_device *dev, int engine) |
443448d0 DA |
296 | { |
297 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
298 | ||
3bf2a06e | 299 | via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD | VIA_DMA_CSR_DD); |
443448d0 DA |
300 | } |
301 | ||
302 | ||
303 | ||
304 | /* | |
305 | * The dmablit part of the IRQ handler. Trying to do only reasonably fast things here. | |
306 | * The rest, like unmapping and freeing memory for done blits is done in a separate workqueue | |
307 | * task. Basically the task of the interrupt handler is to submit a new blit to the engine, while | |
308 | * the workqueue task takes care of processing associated with the old blit. | |
309 | */ | |
bc5f4523 | 310 | |
443448d0 | 311 | void |
84b1fd10 | 312 | via_dmablit_handler(struct drm_device *dev, int engine, int from_irq) |
443448d0 DA |
313 | { |
314 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
315 | drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; | |
316 | int cur; | |
317 | int done_transfer; | |
58c1e85a | 318 | unsigned long irqsave = 0; |
443448d0 DA |
319 | uint32_t status = 0; |
320 | ||
321 | DRM_DEBUG("DMA blit handler called. engine = %d, from_irq = %d, blitq = 0x%lx\n", | |
322 | engine, from_irq, (unsigned long) blitq); | |
323 | ||
58c1e85a | 324 | if (from_irq) |
443448d0 | 325 | spin_lock(&blitq->blit_lock); |
58c1e85a | 326 | else |
443448d0 | 327 | spin_lock_irqsave(&blitq->blit_lock, irqsave); |
443448d0 | 328 | |
bc5f4523 | 329 | done_transfer = blitq->is_active && |
3bf2a06e | 330 | ((status = via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04)) & VIA_DMA_CSR_TD); |
58c1e85a | 331 | done_transfer = done_transfer || (blitq->aborting && !(status & VIA_DMA_CSR_DE)); |
443448d0 DA |
332 | |
333 | cur = blitq->cur; | |
334 | if (done_transfer) { | |
335 | ||
336 | blitq->blits[cur]->aborted = blitq->aborting; | |
337 | blitq->done_blit_handle++; | |
57ed0f7b | 338 | wake_up(blitq->blit_queue + cur); |
443448d0 DA |
339 | |
340 | cur++; | |
bc5f4523 | 341 | if (cur >= VIA_NUM_BLIT_SLOTS) |
443448d0 DA |
342 | cur = 0; |
343 | blitq->cur = cur; | |
344 | ||
345 | /* | |
346 | * Clear transfer done flag. | |
347 | */ | |
348 | ||
3bf2a06e | 349 | via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD); |
443448d0 DA |
350 | |
351 | blitq->is_active = 0; | |
352 | blitq->aborting = 0; | |
bc5f4523 | 353 | schedule_work(&blitq->wq); |
443448d0 DA |
354 | |
355 | } else if (blitq->is_active && time_after_eq(jiffies, blitq->end)) { | |
356 | ||
357 | /* | |
358 | * Abort transfer after one second. | |
359 | */ | |
360 | ||
361 | via_abort_dmablit(dev, engine); | |
362 | blitq->aborting = 1; | |
bfd8303a | 363 | blitq->end = jiffies + HZ; |
443448d0 | 364 | } |
bc5f4523 | 365 | |
443448d0 DA |
366 | if (!blitq->is_active) { |
367 | if (blitq->num_outstanding) { | |
368 | via_fire_dmablit(dev, blitq->blits[cur], engine); | |
369 | blitq->is_active = 1; | |
370 | blitq->cur = cur; | |
371 | blitq->num_outstanding--; | |
bfd8303a | 372 | blitq->end = jiffies + HZ; |
40565f19 JS |
373 | if (!timer_pending(&blitq->poll_timer)) |
374 | mod_timer(&blitq->poll_timer, jiffies + 1); | |
443448d0 | 375 | } else { |
58c1e85a | 376 | if (timer_pending(&blitq->poll_timer)) |
443448d0 | 377 | del_timer(&blitq->poll_timer); |
443448d0 DA |
378 | via_dmablit_engine_off(dev, engine); |
379 | } | |
bc5f4523 | 380 | } |
443448d0 | 381 | |
58c1e85a | 382 | if (from_irq) |
443448d0 | 383 | spin_unlock(&blitq->blit_lock); |
58c1e85a | 384 | else |
443448d0 | 385 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); |
bc5f4523 | 386 | } |
443448d0 DA |
387 | |
388 | ||
389 | ||
390 | /* | |
391 | * Check whether this blit is still active, performing necessary locking. | |
392 | */ | |
393 | ||
394 | static int | |
395 | via_dmablit_active(drm_via_blitq_t *blitq, int engine, uint32_t handle, wait_queue_head_t **queue) | |
396 | { | |
397 | unsigned long irqsave; | |
398 | uint32_t slot; | |
399 | int active; | |
400 | ||
401 | spin_lock_irqsave(&blitq->blit_lock, irqsave); | |
402 | ||
403 | /* | |
404 | * Allow for handle wraparounds. | |
405 | */ | |
406 | ||
407 | active = ((blitq->done_blit_handle - handle) > (1 << 23)) && | |
408 | ((blitq->cur_blit_handle - handle) <= (1 << 23)); | |
409 | ||
410 | if (queue && active) { | |
58c1e85a NK |
411 | slot = handle - blitq->done_blit_handle + blitq->cur - 1; |
412 | if (slot >= VIA_NUM_BLIT_SLOTS) | |
443448d0 | 413 | slot -= VIA_NUM_BLIT_SLOTS; |
443448d0 DA |
414 | *queue = blitq->blit_queue + slot; |
415 | } | |
416 | ||
417 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); | |
418 | ||
419 | return active; | |
420 | } | |
bc5f4523 | 421 | |
443448d0 DA |
422 | /* |
423 | * Sync. Wait for at least three seconds for the blit to be performed. | |
424 | */ | |
425 | ||
426 | static int | |
bc5f4523 | 427 | via_dmablit_sync(struct drm_device *dev, uint32_t handle, int engine) |
443448d0 DA |
428 | { |
429 | ||
430 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
431 | drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; | |
432 | wait_queue_head_t *queue; | |
433 | int ret = 0; | |
434 | ||
435 | if (via_dmablit_active(blitq, engine, handle, &queue)) { | |
9154e60c | 436 | VIA_WAIT_ON(ret, *queue, 3 * HZ, |
443448d0 DA |
437 | !via_dmablit_active(blitq, engine, handle, NULL)); |
438 | } | |
439 | DRM_DEBUG("DMA blit sync handle 0x%x engine %d returned %d\n", | |
440 | handle, engine, ret); | |
bc5f4523 | 441 | |
443448d0 DA |
442 | return ret; |
443 | } | |
444 | ||
445 | ||
446 | /* | |
447 | * A timer that regularly polls the blit engine in cases where we don't have interrupts: | |
448 | * a) Broken hardware (typically those that don't have any video capture facility). | |
449 | * b) Blit abort. The hardware doesn't send an interrupt when a blit is aborted. | |
450 | * The timer and hardware IRQ's can and do work in parallel. If the hardware has | |
451 | * irqs, it will shorten the latency somewhat. | |
452 | */ | |
453 | ||
454 | ||
455 | ||
456 | static void | |
e99e88a9 | 457 | via_dmablit_timer(struct timer_list *t) |
443448d0 | 458 | { |
e99e88a9 | 459 | drm_via_blitq_t *blitq = from_timer(blitq, t, poll_timer); |
84b1fd10 | 460 | struct drm_device *dev = blitq->dev; |
443448d0 DA |
461 | int engine = (int) |
462 | (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues); | |
bc5f4523 DA |
463 | |
464 | DRM_DEBUG("Polling timer called for engine %d, jiffies %lu\n", engine, | |
443448d0 DA |
465 | (unsigned long) jiffies); |
466 | ||
467 | via_dmablit_handler(dev, engine, 0); | |
bc5f4523 | 468 | |
443448d0 | 469 | if (!timer_pending(&blitq->poll_timer)) { |
40565f19 | 470 | mod_timer(&blitq->poll_timer, jiffies + 1); |
443448d0 | 471 | |
d40c8533 DA |
472 | /* |
473 | * Rerun handler to delete timer if engines are off, and | |
474 | * to shorten abort latency. This is a little nasty. | |
475 | */ | |
476 | ||
477 | via_dmablit_handler(dev, engine, 0); | |
478 | ||
479 | } | |
443448d0 DA |
480 | } |
481 | ||
482 | ||
483 | ||
484 | ||
485 | /* | |
486 | * Workqueue task that frees data and mappings associated with a blit. | |
487 | * Also wakes up waiting processes. Each of these tasks handles one | |
488 | * blit engine only and may not be called on each interrupt. | |
489 | */ | |
490 | ||
491 | ||
bc5f4523 | 492 | static void |
c4028958 | 493 | via_dmablit_workqueue(struct work_struct *work) |
443448d0 | 494 | { |
c4028958 | 495 | drm_via_blitq_t *blitq = container_of(work, drm_via_blitq_t, wq); |
84b1fd10 | 496 | struct drm_device *dev = blitq->dev; |
443448d0 DA |
497 | unsigned long irqsave; |
498 | drm_via_sg_info_t *cur_sg; | |
499 | int cur_released; | |
bc5f4523 DA |
500 | |
501 | ||
58c1e85a | 502 | DRM_DEBUG("Workqueue task called for blit engine %ld\n", (unsigned long) |
443448d0 DA |
503 | (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues)); |
504 | ||
505 | spin_lock_irqsave(&blitq->blit_lock, irqsave); | |
bc5f4523 | 506 | |
58c1e85a | 507 | while (blitq->serviced != blitq->cur) { |
443448d0 DA |
508 | |
509 | cur_released = blitq->serviced++; | |
510 | ||
511 | DRM_DEBUG("Releasing blit slot %d\n", cur_released); | |
512 | ||
bc5f4523 | 513 | if (blitq->serviced >= VIA_NUM_BLIT_SLOTS) |
443448d0 | 514 | blitq->serviced = 0; |
bc5f4523 | 515 | |
443448d0 DA |
516 | cur_sg = blitq->blits[cur_released]; |
517 | blitq->num_free++; | |
bc5f4523 | 518 | |
443448d0 | 519 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); |
bc5f4523 | 520 | |
57ed0f7b | 521 | wake_up(&blitq->busy_queue); |
bc5f4523 | 522 | |
443448d0 DA |
523 | via_free_sg_info(dev->pdev, cur_sg); |
524 | kfree(cur_sg); | |
bc5f4523 | 525 | |
443448d0 DA |
526 | spin_lock_irqsave(&blitq->blit_lock, irqsave); |
527 | } | |
528 | ||
529 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); | |
530 | } | |
bc5f4523 | 531 | |
443448d0 DA |
532 | |
533 | /* | |
534 | * Init all blit engines. Currently we use two, but some hardware have 4. | |
535 | */ | |
536 | ||
537 | ||
538 | void | |
84b1fd10 | 539 | via_init_dmablit(struct drm_device *dev) |
443448d0 | 540 | { |
58c1e85a | 541 | int i, j; |
443448d0 DA |
542 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; |
543 | drm_via_blitq_t *blitq; | |
544 | ||
bc5f4523 DA |
545 | pci_set_master(dev->pdev); |
546 | ||
58c1e85a | 547 | for (i = 0; i < VIA_NUM_BLIT_ENGINES; ++i) { |
443448d0 DA |
548 | blitq = dev_priv->blit_queues + i; |
549 | blitq->dev = dev; | |
550 | blitq->cur_blit_handle = 0; | |
551 | blitq->done_blit_handle = 0; | |
552 | blitq->head = 0; | |
553 | blitq->cur = 0; | |
554 | blitq->serviced = 0; | |
22c806c2 | 555 | blitq->num_free = VIA_NUM_BLIT_SLOTS - 1; |
443448d0 DA |
556 | blitq->num_outstanding = 0; |
557 | blitq->is_active = 0; | |
558 | blitq->aborting = 0; | |
34af946a | 559 | spin_lock_init(&blitq->blit_lock); |
58c1e85a | 560 | for (j = 0; j < VIA_NUM_BLIT_SLOTS; ++j) |
57ed0f7b DV |
561 | init_waitqueue_head(blitq->blit_queue + j); |
562 | init_waitqueue_head(&blitq->busy_queue); | |
c4028958 | 563 | INIT_WORK(&blitq->wq, via_dmablit_workqueue); |
e99e88a9 | 564 | timer_setup(&blitq->poll_timer, via_dmablit_timer, 0); |
bc5f4523 | 565 | } |
443448d0 DA |
566 | } |
567 | ||
568 | /* | |
569 | * Build all info and do all mappings required for a blit. | |
570 | */ | |
bc5f4523 | 571 | |
443448d0 DA |
572 | |
573 | static int | |
84b1fd10 | 574 | via_build_sg_info(struct drm_device *dev, drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) |
443448d0 DA |
575 | { |
576 | int draw = xfer->to_fb; | |
577 | int ret = 0; | |
bc5f4523 | 578 | |
443448d0 | 579 | vsg->direction = (draw) ? DMA_TO_DEVICE : DMA_FROM_DEVICE; |
339363c4 | 580 | vsg->bounce_buffer = NULL; |
443448d0 DA |
581 | |
582 | vsg->state = dr_via_sg_init; | |
583 | ||
584 | if (xfer->num_lines <= 0 || xfer->line_length <= 0) { | |
585 | DRM_ERROR("Zero size bitblt.\n"); | |
20caafa6 | 586 | return -EINVAL; |
443448d0 DA |
587 | } |
588 | ||
589 | /* | |
590 | * Below check is a driver limitation, not a hardware one. We | |
591 | * don't want to lock unused pages, and don't want to incoporate the | |
bc5f4523 | 592 | * extra logic of avoiding them. Make sure there are no. |
443448d0 DA |
593 | * (Not a big limitation anyway.) |
594 | */ | |
595 | ||
f0fb6d77 | 596 | if ((xfer->mem_stride - xfer->line_length) > 2*PAGE_SIZE) { |
443448d0 DA |
597 | DRM_ERROR("Too large system memory stride. Stride: %d, " |
598 | "Length: %d\n", xfer->mem_stride, xfer->line_length); | |
20caafa6 | 599 | return -EINVAL; |
443448d0 DA |
600 | } |
601 | ||
d40c8533 DA |
602 | if ((xfer->mem_stride == xfer->line_length) && |
603 | (xfer->fb_stride == xfer->line_length)) { | |
604 | xfer->mem_stride *= xfer->num_lines; | |
605 | xfer->line_length = xfer->mem_stride; | |
606 | xfer->fb_stride = xfer->mem_stride; | |
607 | xfer->num_lines = 1; | |
608 | } | |
609 | ||
610 | /* | |
611 | * Don't lock an arbitrary large number of pages, since that causes a | |
612 | * DOS security hole. | |
613 | */ | |
614 | ||
615 | if (xfer->num_lines > 2048 || (xfer->num_lines*xfer->mem_stride > (2048*2048*4))) { | |
616 | DRM_ERROR("Too large PCI DMA bitblt.\n"); | |
20caafa6 | 617 | return -EINVAL; |
bc5f4523 | 618 | } |
443448d0 | 619 | |
bc5f4523 | 620 | /* |
443448d0 | 621 | * we allow a negative fb stride to allow flipping of images in |
bc5f4523 | 622 | * transfer. |
443448d0 DA |
623 | */ |
624 | ||
625 | if (xfer->mem_stride < xfer->line_length || | |
626 | abs(xfer->fb_stride) < xfer->line_length) { | |
627 | DRM_ERROR("Invalid frame-buffer / memory stride.\n"); | |
20caafa6 | 628 | return -EINVAL; |
443448d0 DA |
629 | } |
630 | ||
631 | /* | |
632 | * A hardware bug seems to be worked around if system memory addresses start on | |
633 | * 16 byte boundaries. This seems a bit restrictive however. VIA is contacted | |
634 | * about this. Meanwhile, impose the following restrictions: | |
635 | */ | |
636 | ||
637 | #ifdef VIA_BUGFREE | |
638 | if ((((unsigned long)xfer->mem_addr & 3) != ((unsigned long)xfer->fb_addr & 3)) || | |
d40c8533 | 639 | ((xfer->num_lines > 1) && ((xfer->mem_stride & 3) != (xfer->fb_stride & 3)))) { |
443448d0 | 640 | DRM_ERROR("Invalid DRM bitblt alignment.\n"); |
20caafa6 | 641 | return -EINVAL; |
443448d0 DA |
642 | } |
643 | #else | |
644 | if ((((unsigned long)xfer->mem_addr & 15) || | |
d40c8533 | 645 | ((unsigned long)xfer->fb_addr & 3)) || |
bc5f4523 | 646 | ((xfer->num_lines > 1) && |
d40c8533 | 647 | ((xfer->mem_stride & 15) || (xfer->fb_stride & 3)))) { |
443448d0 | 648 | DRM_ERROR("Invalid DRM bitblt alignment.\n"); |
20caafa6 | 649 | return -EINVAL; |
bc5f4523 | 650 | } |
443448d0 DA |
651 | #endif |
652 | ||
653 | if (0 != (ret = via_lock_all_dma_pages(vsg, xfer))) { | |
654 | DRM_ERROR("Could not lock DMA pages.\n"); | |
655 | via_free_sg_info(dev->pdev, vsg); | |
656 | return ret; | |
657 | } | |
658 | ||
659 | via_map_blit_for_device(dev->pdev, xfer, vsg, 0); | |
660 | if (0 != (ret = via_alloc_desc_pages(vsg))) { | |
661 | DRM_ERROR("Could not allocate DMA descriptor pages.\n"); | |
662 | via_free_sg_info(dev->pdev, vsg); | |
663 | return ret; | |
664 | } | |
665 | via_map_blit_for_device(dev->pdev, xfer, vsg, 1); | |
bc5f4523 | 666 | |
443448d0 DA |
667 | return 0; |
668 | } | |
bc5f4523 | 669 | |
443448d0 DA |
670 | |
671 | /* | |
672 | * Reserve one free slot in the blit queue. Will wait for one second for one | |
673 | * to become available. Otherwise -EBUSY is returned. | |
674 | */ | |
675 | ||
bc5f4523 | 676 | static int |
443448d0 DA |
677 | via_dmablit_grab_slot(drm_via_blitq_t *blitq, int engine) |
678 | { | |
58c1e85a | 679 | int ret = 0; |
443448d0 DA |
680 | unsigned long irqsave; |
681 | ||
682 | DRM_DEBUG("Num free is %d\n", blitq->num_free); | |
683 | spin_lock_irqsave(&blitq->blit_lock, irqsave); | |
58c1e85a | 684 | while (blitq->num_free == 0) { |
443448d0 DA |
685 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); |
686 | ||
9154e60c | 687 | VIA_WAIT_ON(ret, blitq->busy_queue, HZ, blitq->num_free > 0); |
58c1e85a | 688 | if (ret) |
20caafa6 | 689 | return (-EINTR == ret) ? -EAGAIN : ret; |
bc5f4523 | 690 | |
443448d0 DA |
691 | spin_lock_irqsave(&blitq->blit_lock, irqsave); |
692 | } | |
bc5f4523 | 693 | |
443448d0 DA |
694 | blitq->num_free--; |
695 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); | |
696 | ||
697 | return 0; | |
698 | } | |
699 | ||
700 | /* | |
701 | * Hand back a free slot if we changed our mind. | |
702 | */ | |
703 | ||
bc5f4523 | 704 | static void |
443448d0 DA |
705 | via_dmablit_release_slot(drm_via_blitq_t *blitq) |
706 | { | |
707 | unsigned long irqsave; | |
708 | ||
709 | spin_lock_irqsave(&blitq->blit_lock, irqsave); | |
710 | blitq->num_free++; | |
711 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); | |
57ed0f7b | 712 | wake_up(&blitq->busy_queue); |
443448d0 DA |
713 | } |
714 | ||
715 | /* | |
716 | * Grab a free slot. Build blit info and queue a blit. | |
717 | */ | |
718 | ||
719 | ||
bc5f4523 DA |
720 | static int |
721 | via_dmablit(struct drm_device *dev, drm_via_dmablit_t *xfer) | |
443448d0 DA |
722 | { |
723 | drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; | |
724 | drm_via_sg_info_t *vsg; | |
725 | drm_via_blitq_t *blitq; | |
d40c8533 | 726 | int ret; |
443448d0 DA |
727 | int engine; |
728 | unsigned long irqsave; | |
729 | ||
730 | if (dev_priv == NULL) { | |
731 | DRM_ERROR("Called without initialization.\n"); | |
20caafa6 | 732 | return -EINVAL; |
443448d0 DA |
733 | } |
734 | ||
735 | engine = (xfer->to_fb) ? 0 : 1; | |
736 | blitq = dev_priv->blit_queues + engine; | |
58c1e85a | 737 | if (0 != (ret = via_dmablit_grab_slot(blitq, engine))) |
443448d0 | 738 | return ret; |
443448d0 DA |
739 | if (NULL == (vsg = kmalloc(sizeof(*vsg), GFP_KERNEL))) { |
740 | via_dmablit_release_slot(blitq); | |
20caafa6 | 741 | return -ENOMEM; |
443448d0 DA |
742 | } |
743 | if (0 != (ret = via_build_sg_info(dev, vsg, xfer))) { | |
744 | via_dmablit_release_slot(blitq); | |
745 | kfree(vsg); | |
746 | return ret; | |
747 | } | |
748 | spin_lock_irqsave(&blitq->blit_lock, irqsave); | |
749 | ||
750 | blitq->blits[blitq->head++] = vsg; | |
bc5f4523 | 751 | if (blitq->head >= VIA_NUM_BLIT_SLOTS) |
443448d0 DA |
752 | blitq->head = 0; |
753 | blitq->num_outstanding++; | |
bc5f4523 | 754 | xfer->sync.sync_handle = ++blitq->cur_blit_handle; |
443448d0 DA |
755 | |
756 | spin_unlock_irqrestore(&blitq->blit_lock, irqsave); | |
757 | xfer->sync.engine = engine; | |
758 | ||
bc5f4523 | 759 | via_dmablit_handler(dev, engine, 0); |
443448d0 DA |
760 | |
761 | return 0; | |
762 | } | |
763 | ||
764 | /* | |
765 | * Sync on a previously submitted blit. Note that the X server use signals extensively, and | |
d40c8533 | 766 | * that there is a very big probability that this IOCTL will be interrupted by a signal. In that |
bc5f4523 | 767 | * case it returns with -EAGAIN for the signal to be delivered. |
443448d0 DA |
768 | * The caller should then reissue the IOCTL. This is similar to what is being done for drmGetLock(). |
769 | */ | |
770 | ||
771 | int | |
58c1e85a | 772 | via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv) |
443448d0 | 773 | { |
c153f45f | 774 | drm_via_blitsync_t *sync = data; |
443448d0 | 775 | int err; |
443448d0 | 776 | |
bc5f4523 | 777 | if (sync->engine >= VIA_NUM_BLIT_ENGINES) |
20caafa6 | 778 | return -EINVAL; |
443448d0 | 779 | |
c153f45f | 780 | err = via_dmablit_sync(dev, sync->sync_handle, sync->engine); |
443448d0 | 781 | |
20caafa6 EA |
782 | if (-EINTR == err) |
783 | err = -EAGAIN; | |
443448d0 DA |
784 | |
785 | return err; | |
786 | } | |
bc5f4523 | 787 | |
443448d0 DA |
788 | |
789 | /* | |
790 | * Queue a blit and hand back a handle to be used for sync. This IOCTL may be interrupted by a signal | |
bc5f4523 | 791 | * while waiting for a free slot in the blit queue. In that case it returns with -EAGAIN and should |
443448d0 DA |
792 | * be reissued. See the above IOCTL code. |
793 | */ | |
794 | ||
bc5f4523 | 795 | int |
58c1e85a | 796 | via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv) |
443448d0 | 797 | { |
c153f45f | 798 | drm_via_dmablit_t *xfer = data; |
443448d0 | 799 | int err; |
443448d0 | 800 | |
c153f45f | 801 | err = via_dmablit(dev, xfer); |
443448d0 DA |
802 | |
803 | return err; | |
804 | } |