]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/hv/hv.c
drivers:hv: Export a function that maps Linux CPU num onto Hyper-V proc num
[mirror_ubuntu-zesty-kernel.git] / drivers / hv / hv.c
CommitLineData
3e7ee490 1/*
3e7ee490
HJ
2 * Copyright (c) 2009, Microsoft Corporation.
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
6 * version 2, as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * You should have received a copy of the GNU General Public License along with
14 * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
15 * Place - Suite 330, Boston, MA 02111-1307 USA.
16 *
17 * Authors:
18 * Haiyang Zhang <haiyangz@microsoft.com>
19 * Hank Janssen <hjanssen@microsoft.com>
20 *
21 */
0a46618d
HJ
22#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
23
a0086dc5
GKH
24#include <linux/kernel.h>
25#include <linux/mm.h>
5a0e3ad6 26#include <linux/slab.h>
b7c947f0 27#include <linux/vmalloc.h>
46a97191 28#include <linux/hyperv.h>
83ba0c4f 29#include <linux/version.h>
db11f12a 30#include <linux/interrupt.h>
4061ed9e 31#include <linux/clockchips.h>
407dd164 32#include <asm/hyperv.h>
4061ed9e 33#include <asm/mshyperv.h>
0f2a6619 34#include "hyperv_vmbus.h"
3e7ee490 35
454f18a9 36/* The one and only */
6a0aaa18
HZ
37struct hv_context hv_context = {
38 .synic_initialized = false,
39 .hypercall_page = NULL,
3e7ee490
HJ
40};
41
4061ed9e
S
42#define HV_TIMER_FREQUENCY (10 * 1000 * 1000) /* 100ns period */
43#define HV_MAX_MAX_DELTA_TICKS 0xffffffff
44#define HV_MIN_DELTA_TICKS 1
45
3e189519 46/*
d44890c8 47 * query_hypervisor_info - Get version info of the windows hypervisor
0831ad04 48 */
5fbebb2d
S
49unsigned int host_info_eax;
50unsigned int host_info_ebx;
51unsigned int host_info_ecx;
52unsigned int host_info_edx;
53
d44890c8 54static int query_hypervisor_info(void)
0831ad04
GKH
55{
56 unsigned int eax;
57 unsigned int ebx;
58 unsigned int ecx;
59 unsigned int edx;
b8dfb264 60 unsigned int max_leaf;
0831ad04 61 unsigned int op;
3e7ee490 62
0831ad04
GKH
63 /*
64 * Its assumed that this is called after confirming that Viridian
65 * is present. Query id and revision.
66 */
67 eax = 0;
68 ebx = 0;
69 ecx = 0;
70 edx = 0;
f6feebe0 71 op = HVCPUID_VENDOR_MAXFUNCTION;
0831ad04 72 cpuid(op, &eax, &ebx, &ecx, &edx);
3e7ee490 73
b8dfb264 74 max_leaf = eax;
0831ad04 75
b8dfb264 76 if (max_leaf >= HVCPUID_VERSION) {
0831ad04
GKH
77 eax = 0;
78 ebx = 0;
79 ecx = 0;
80 edx = 0;
f6feebe0 81 op = HVCPUID_VERSION;
0831ad04 82 cpuid(op, &eax, &ebx, &ecx, &edx);
5fbebb2d
S
83 host_info_eax = eax;
84 host_info_ebx = ebx;
85 host_info_ecx = ecx;
86 host_info_edx = edx;
0831ad04 87 }
b8dfb264 88 return max_leaf;
0831ad04 89}
3e7ee490 90
3e189519 91/*
d44890c8 92 * do_hypercall- Invoke the specified hypercall
0831ad04 93 */
d44890c8 94static u64 do_hypercall(u64 control, void *input, void *output)
3e7ee490 95{
b8dfb264
HZ
96 u64 input_address = (input) ? virt_to_phys(input) : 0;
97 u64 output_address = (output) ? virt_to_phys(output) : 0;
dec317fd 98 void *hypercall_page = hv_context.hypercall_page;
d7646eaa
VK
99#ifdef CONFIG_X86_64
100 u64 hv_status = 0;
101
102 if (!hypercall_page)
103 return (u64)ULLONG_MAX;
3e7ee490 104
b8dfb264
HZ
105 __asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");
106 __asm__ __volatile__("call *%3" : "=a" (hv_status) :
107 "c" (control), "d" (input_address),
108 "m" (hypercall_page));
3e7ee490 109
b8dfb264 110 return hv_status;
3e7ee490
HJ
111
112#else
113
b8dfb264
HZ
114 u32 control_hi = control >> 32;
115 u32 control_lo = control & 0xFFFFFFFF;
116 u32 hv_status_hi = 1;
117 u32 hv_status_lo = 1;
b8dfb264
HZ
118 u32 input_address_hi = input_address >> 32;
119 u32 input_address_lo = input_address & 0xFFFFFFFF;
b8dfb264
HZ
120 u32 output_address_hi = output_address >> 32;
121 u32 output_address_lo = output_address & 0xFFFFFFFF;
d7646eaa
VK
122
123 if (!hypercall_page)
124 return (u64)ULLONG_MAX;
3e7ee490 125
b8dfb264
HZ
126 __asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),
127 "=a"(hv_status_lo) : "d" (control_hi),
128 "a" (control_lo), "b" (input_address_hi),
129 "c" (input_address_lo), "D"(output_address_hi),
130 "S"(output_address_lo), "m" (hypercall_page));
3e7ee490 131
b8dfb264 132 return hv_status_lo | ((u64)hv_status_hi << 32);
0831ad04 133#endif /* !x86_64 */
3e7ee490
HJ
134}
135
ca9357bd
S
136#ifdef CONFIG_X86_64
137static cycle_t read_hv_clock_tsc(struct clocksource *arg)
138{
139 cycle_t current_tick;
140 struct ms_hyperv_tsc_page *tsc_pg = hv_context.tsc_page;
141
142 if (tsc_pg->tsc_sequence != -1) {
143 /*
144 * Use the tsc page to compute the value.
145 */
146
147 while (1) {
148 cycle_t tmp;
149 u32 sequence = tsc_pg->tsc_sequence;
150 u64 cur_tsc;
151 u64 scale = tsc_pg->tsc_scale;
152 s64 offset = tsc_pg->tsc_offset;
153
154 rdtscll(cur_tsc);
155 /* current_tick = ((cur_tsc *scale) >> 64) + offset */
156 asm("mulq %3"
157 : "=d" (current_tick), "=a" (tmp)
158 : "a" (cur_tsc), "r" (scale));
159
160 current_tick += offset;
161 if (tsc_pg->tsc_sequence == sequence)
162 return current_tick;
163
164 if (tsc_pg->tsc_sequence != -1)
165 continue;
166 /*
167 * Fallback using MSR method.
168 */
169 break;
170 }
171 }
172 rdmsrl(HV_X64_MSR_TIME_REF_COUNT, current_tick);
173 return current_tick;
174}
175
176static struct clocksource hyperv_cs_tsc = {
177 .name = "hyperv_clocksource_tsc_page",
178 .rating = 425,
179 .read = read_hv_clock_tsc,
180 .mask = CLOCKSOURCE_MASK(64),
181 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
182};
183#endif
184
185
3e189519 186/*
d44890c8 187 * hv_init - Main initialization routine.
0831ad04
GKH
188 *
189 * This routine must be called before any other routines in here are called
190 */
d44890c8 191int hv_init(void)
3e7ee490 192{
b8dfb264
HZ
193 int max_leaf;
194 union hv_x64_msr_hypercall_contents hypercall_msr;
195 void *virtaddr = NULL;
3e7ee490 196
14c1bf8a 197 memset(hv_context.synic_event_page, 0, sizeof(void *) * NR_CPUS);
6a0aaa18 198 memset(hv_context.synic_message_page, 0,
14c1bf8a 199 sizeof(void *) * NR_CPUS);
b29ef354
S
200 memset(hv_context.post_msg_page, 0,
201 sizeof(void *) * NR_CPUS);
917ea427
S
202 memset(hv_context.vp_index, 0,
203 sizeof(int) * NR_CPUS);
db11f12a
S
204 memset(hv_context.event_dpc, 0,
205 sizeof(void *) * NR_CPUS);
4061ed9e
S
206 memset(hv_context.clk_evt, 0,
207 sizeof(void *) * NR_CPUS);
3e7ee490 208
d44890c8 209 max_leaf = query_hypervisor_info();
3e7ee490 210
83ba0c4f
S
211 /*
212 * Write our OS ID.
213 */
214 hv_context.guestid = generate_guest_id(0, LINUX_VERSION_CODE, 0);
215 wrmsrl(HV_X64_MSR_GUEST_OS_ID, hv_context.guestid);
a73e6b7c 216
454f18a9 217 /* See if the hypercall page is already set */
b8dfb264 218 rdmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64);
3e7ee490 219
df3493e0 220 virtaddr = __vmalloc(PAGE_SIZE, GFP_KERNEL, PAGE_KERNEL_EXEC);
3e7ee490 221
98e08702 222 if (!virtaddr)
44939d37 223 goto cleanup;
3e7ee490 224
b8dfb264 225 hypercall_msr.enable = 1;
a73e6b7c 226
b8dfb264
HZ
227 hypercall_msr.guest_physical_address = vmalloc_to_pfn(virtaddr);
228 wrmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64);
a73e6b7c
HJ
229
230 /* Confirm that hypercall page did get setup. */
b8dfb264
HZ
231 hypercall_msr.as_uint64 = 0;
232 rdmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64);
a73e6b7c 233
98e08702 234 if (!hypercall_msr.enable)
44939d37 235 goto cleanup;
3e7ee490 236
b8dfb264 237 hv_context.hypercall_page = virtaddr;
a73e6b7c 238
ca9357bd
S
239#ifdef CONFIG_X86_64
240 if (ms_hyperv.features & HV_X64_MSR_REFERENCE_TSC_AVAILABLE) {
9220e39b
SM
241 union hv_x64_msr_hypercall_contents tsc_msr;
242 void *va_tsc;
243
ca9357bd
S
244 va_tsc = __vmalloc(PAGE_SIZE, GFP_KERNEL, PAGE_KERNEL);
245 if (!va_tsc)
246 goto cleanup;
247 hv_context.tsc_page = va_tsc;
248
249 rdmsrl(HV_X64_MSR_REFERENCE_TSC, tsc_msr.as_uint64);
250
251 tsc_msr.enable = 1;
252 tsc_msr.guest_physical_address = vmalloc_to_pfn(va_tsc);
253
254 wrmsrl(HV_X64_MSR_REFERENCE_TSC, tsc_msr.as_uint64);
255 clocksource_register_hz(&hyperv_cs_tsc, NSEC_PER_SEC/100);
256 }
257#endif
5433e003 258 return 0;
3e7ee490 259
44939d37 260cleanup:
b8dfb264
HZ
261 if (virtaddr) {
262 if (hypercall_msr.enable) {
263 hypercall_msr.as_uint64 = 0;
264 wrmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64);
3e7ee490
HJ
265 }
266
b8dfb264 267 vfree(virtaddr);
3e7ee490 268 }
5433e003
S
269
270 return -ENOTSUPP;
3e7ee490
HJ
271}
272
3e189519 273/*
d44890c8 274 * hv_cleanup - Cleanup routine.
0831ad04
GKH
275 *
276 * This routine is called normally during driver unloading or exiting.
277 */
d44890c8 278void hv_cleanup(void)
3e7ee490 279{
b8dfb264 280 union hv_x64_msr_hypercall_contents hypercall_msr;
3e7ee490 281
93e5bd06
S
282 /* Reset our OS id */
283 wrmsrl(HV_X64_MSR_GUEST_OS_ID, 0);
284
6a0aaa18 285 if (hv_context.hypercall_page) {
b8dfb264
HZ
286 hypercall_msr.as_uint64 = 0;
287 wrmsrl(HV_X64_MSR_HYPERCALL, hypercall_msr.as_uint64);
6a0aaa18
HZ
288 vfree(hv_context.hypercall_page);
289 hv_context.hypercall_page = NULL;
3e7ee490 290 }
ca9357bd
S
291
292#ifdef CONFIG_X86_64
293 /*
294 * Cleanup the TSC page based CS.
295 */
296 if (ms_hyperv.features & HV_X64_MSR_REFERENCE_TSC_AVAILABLE) {
297 clocksource_change_rating(&hyperv_cs_tsc, 10);
298 clocksource_unregister(&hyperv_cs_tsc);
299
300 hypercall_msr.as_uint64 = 0;
301 wrmsrl(HV_X64_MSR_REFERENCE_TSC, hypercall_msr.as_uint64);
302 vfree(hv_context.tsc_page);
303 hv_context.tsc_page = NULL;
304 }
305#endif
3e7ee490
HJ
306}
307
3e189519 308/*
d44890c8 309 * hv_post_message - Post a message using the hypervisor message IPC.
0831ad04
GKH
310 *
311 * This involves a hypercall.
312 */
415f0a02 313int hv_post_message(union hv_connection_id connection_id,
b8dfb264
HZ
314 enum hv_message_type message_type,
315 void *payload, size_t payload_size)
3e7ee490 316{
3e7ee490 317
b8dfb264 318 struct hv_input_post_message *aligned_msg;
034469e6 319 u16 status;
3e7ee490 320
b8dfb264 321 if (payload_size > HV_MESSAGE_PAYLOAD_BYTE_COUNT)
39594abc 322 return -EMSGSIZE;
3e7ee490 323
b8dfb264 324 aligned_msg = (struct hv_input_post_message *)
b29ef354 325 hv_context.post_msg_page[get_cpu()];
3e7ee490 326
b8dfb264 327 aligned_msg->connectionid = connection_id;
b29ef354 328 aligned_msg->reserved = 0;
b8dfb264
HZ
329 aligned_msg->message_type = message_type;
330 aligned_msg->payload_size = payload_size;
331 memcpy((void *)aligned_msg->payload, payload, payload_size);
3e7ee490 332
d44890c8
HZ
333 status = do_hypercall(HVCALL_POST_MESSAGE, aligned_msg, NULL)
334 & 0xFFFF;
3e7ee490 335
b29ef354 336 put_cpu();
3e7ee490
HJ
337 return status;
338}
339
340
3e189519 341/*
d44890c8
HZ
342 * hv_signal_event -
343 * Signal an event on the specified connection using the hypervisor event IPC.
0831ad04
GKH
344 *
345 * This involves a hypercall.
346 */
1f42248d 347u16 hv_signal_event(void *con_id)
3e7ee490 348{
034469e6 349 u16 status;
3e7ee490 350
1f42248d
S
351 status = (do_hypercall(HVCALL_SIGNAL_EVENT, con_id, NULL) & 0xFFFF);
352
3e7ee490
HJ
353 return status;
354}
355
4061ed9e
S
356static int hv_ce_set_next_event(unsigned long delta,
357 struct clock_event_device *evt)
358{
359 cycle_t current_tick;
360
bc609cb4 361 WARN_ON(!clockevent_state_oneshot(evt));
4061ed9e
S
362
363 rdmsrl(HV_X64_MSR_TIME_REF_COUNT, current_tick);
364 current_tick += delta;
365 wrmsrl(HV_X64_MSR_STIMER0_COUNT, current_tick);
366 return 0;
367}
368
bc609cb4
VK
369static int hv_ce_shutdown(struct clock_event_device *evt)
370{
371 wrmsrl(HV_X64_MSR_STIMER0_COUNT, 0);
372 wrmsrl(HV_X64_MSR_STIMER0_CONFIG, 0);
373
374 return 0;
375}
376
377static int hv_ce_set_oneshot(struct clock_event_device *evt)
4061ed9e
S
378{
379 union hv_timer_config timer_cfg;
380
bc609cb4
VK
381 timer_cfg.enable = 1;
382 timer_cfg.auto_enable = 1;
383 timer_cfg.sintx = VMBUS_MESSAGE_SINT;
384 wrmsrl(HV_X64_MSR_STIMER0_CONFIG, timer_cfg.as_uint64);
385
386 return 0;
4061ed9e
S
387}
388
389static void hv_init_clockevent_device(struct clock_event_device *dev, int cpu)
390{
391 dev->name = "Hyper-V clockevent";
392 dev->features = CLOCK_EVT_FEAT_ONESHOT;
393 dev->cpumask = cpumask_of(cpu);
394 dev->rating = 1000;
e086748c
VK
395 /*
396 * Avoid settint dev->owner = THIS_MODULE deliberately as doing so will
397 * result in clockevents_config_and_register() taking additional
398 * references to the hv_vmbus module making it impossible to unload.
399 */
4061ed9e 400
bc609cb4
VK
401 dev->set_state_shutdown = hv_ce_shutdown;
402 dev->set_state_oneshot = hv_ce_set_oneshot;
4061ed9e
S
403 dev->set_next_event = hv_ce_set_next_event;
404}
405
2608fb65
JW
406
407int hv_synic_alloc(void)
408{
409 size_t size = sizeof(struct tasklet_struct);
4061ed9e 410 size_t ced_size = sizeof(struct clock_event_device);
2608fb65
JW
411 int cpu;
412
9f01ec53
S
413 hv_context.hv_numa_map = kzalloc(sizeof(struct cpumask) * nr_node_ids,
414 GFP_ATOMIC);
415 if (hv_context.hv_numa_map == NULL) {
416 pr_err("Unable to allocate NUMA map\n");
417 goto err;
418 }
419
2608fb65
JW
420 for_each_online_cpu(cpu) {
421 hv_context.event_dpc[cpu] = kmalloc(size, GFP_ATOMIC);
422 if (hv_context.event_dpc[cpu] == NULL) {
423 pr_err("Unable to allocate event dpc\n");
424 goto err;
425 }
426 tasklet_init(hv_context.event_dpc[cpu], vmbus_on_event, cpu);
427
4061ed9e
S
428 hv_context.clk_evt[cpu] = kzalloc(ced_size, GFP_ATOMIC);
429 if (hv_context.clk_evt[cpu] == NULL) {
430 pr_err("Unable to allocate clock event device\n");
431 goto err;
432 }
9f01ec53 433
4061ed9e
S
434 hv_init_clockevent_device(hv_context.clk_evt[cpu], cpu);
435
2608fb65
JW
436 hv_context.synic_message_page[cpu] =
437 (void *)get_zeroed_page(GFP_ATOMIC);
438
439 if (hv_context.synic_message_page[cpu] == NULL) {
440 pr_err("Unable to allocate SYNIC message page\n");
441 goto err;
442 }
443
444 hv_context.synic_event_page[cpu] =
445 (void *)get_zeroed_page(GFP_ATOMIC);
446
447 if (hv_context.synic_event_page[cpu] == NULL) {
448 pr_err("Unable to allocate SYNIC event page\n");
449 goto err;
450 }
b29ef354
S
451
452 hv_context.post_msg_page[cpu] =
453 (void *)get_zeroed_page(GFP_ATOMIC);
454
455 if (hv_context.post_msg_page[cpu] == NULL) {
456 pr_err("Unable to allocate post msg page\n");
457 goto err;
458 }
2608fb65
JW
459 }
460
461 return 0;
462err:
463 return -ENOMEM;
464}
465
8712954d 466static void hv_synic_free_cpu(int cpu)
2608fb65
JW
467{
468 kfree(hv_context.event_dpc[cpu]);
4061ed9e 469 kfree(hv_context.clk_evt[cpu]);
fdf91dae 470 if (hv_context.synic_event_page[cpu])
2608fb65
JW
471 free_page((unsigned long)hv_context.synic_event_page[cpu]);
472 if (hv_context.synic_message_page[cpu])
473 free_page((unsigned long)hv_context.synic_message_page[cpu]);
b29ef354
S
474 if (hv_context.post_msg_page[cpu])
475 free_page((unsigned long)hv_context.post_msg_page[cpu]);
2608fb65
JW
476}
477
478void hv_synic_free(void)
479{
480 int cpu;
481
9f01ec53 482 kfree(hv_context.hv_numa_map);
2608fb65
JW
483 for_each_online_cpu(cpu)
484 hv_synic_free_cpu(cpu);
485}
486
3e189519 487/*
d44890c8 488 * hv_synic_init - Initialize the Synthethic Interrupt Controller.
0831ad04
GKH
489 *
490 * If it is already initialized by another entity (ie x2v shim), we need to
491 * retrieve the initialized message and event pages. Otherwise, we create and
492 * initialize the message and event pages.
493 */
302a3c0f 494void hv_synic_init(void *arg)
3e7ee490 495{
0831ad04 496 u64 version;
eacb1b4d
GKH
497 union hv_synic_simp simp;
498 union hv_synic_siefp siefp;
b8dfb264 499 union hv_synic_sint shared_sint;
eacb1b4d 500 union hv_synic_scontrol sctrl;
917ea427 501 u64 vp_index;
a73e6b7c 502
7692fd4d 503 int cpu = smp_processor_id();
3e7ee490 504
6a0aaa18 505 if (!hv_context.hypercall_page)
7692fd4d 506 return;
3e7ee490 507
454f18a9 508 /* Check the version */
a51ed7d6 509 rdmsrl(HV_X64_MSR_SVERSION, version);
3e7ee490 510
a73e6b7c 511 /* Setup the Synic's message page */
f6feebe0
HZ
512 rdmsrl(HV_X64_MSR_SIMP, simp.as_uint64);
513 simp.simp_enabled = 1;
6a0aaa18 514 simp.base_simp_gpa = virt_to_phys(hv_context.synic_message_page[cpu])
a73e6b7c 515 >> PAGE_SHIFT;
3e7ee490 516
f6feebe0 517 wrmsrl(HV_X64_MSR_SIMP, simp.as_uint64);
3e7ee490 518
a73e6b7c 519 /* Setup the Synic's event page */
f6feebe0
HZ
520 rdmsrl(HV_X64_MSR_SIEFP, siefp.as_uint64);
521 siefp.siefp_enabled = 1;
6a0aaa18 522 siefp.base_siefp_gpa = virt_to_phys(hv_context.synic_event_page[cpu])
a73e6b7c
HJ
523 >> PAGE_SHIFT;
524
f6feebe0 525 wrmsrl(HV_X64_MSR_SIEFP, siefp.as_uint64);
0831ad04 526
0831ad04 527 /* Setup the shared SINT. */
b8dfb264 528 rdmsrl(HV_X64_MSR_SINT0 + VMBUS_MESSAGE_SINT, shared_sint.as_uint64);
3e7ee490 529
b8dfb264 530 shared_sint.as_uint64 = 0;
302a3c0f 531 shared_sint.vector = HYPERVISOR_CALLBACK_VECTOR;
b8dfb264 532 shared_sint.masked = false;
b0209501 533 shared_sint.auto_eoi = true;
3e7ee490 534
b8dfb264 535 wrmsrl(HV_X64_MSR_SINT0 + VMBUS_MESSAGE_SINT, shared_sint.as_uint64);
3e7ee490 536
454f18a9 537 /* Enable the global synic bit */
f6feebe0
HZ
538 rdmsrl(HV_X64_MSR_SCONTROL, sctrl.as_uint64);
539 sctrl.enable = 1;
3e7ee490 540
f6feebe0 541 wrmsrl(HV_X64_MSR_SCONTROL, sctrl.as_uint64);
3e7ee490 542
6a0aaa18 543 hv_context.synic_initialized = true;
917ea427
S
544
545 /*
546 * Setup the mapping between Hyper-V's notion
547 * of cpuid and Linux' notion of cpuid.
548 * This array will be indexed using Linux cpuid.
549 */
550 rdmsrl(HV_X64_MSR_VP_INDEX, vp_index);
551 hv_context.vp_index[cpu] = (u32)vp_index;
3a28fa35
S
552
553 INIT_LIST_HEAD(&hv_context.percpu_list[cpu]);
4061ed9e
S
554
555 /*
556 * Register the per-cpu clockevent source.
557 */
558 if (ms_hyperv.features & HV_X64_MSR_SYNTIMER_AVAILABLE)
559 clockevents_config_and_register(hv_context.clk_evt[cpu],
560 HV_TIMER_FREQUENCY,
561 HV_MIN_DELTA_TICKS,
562 HV_MAX_MAX_DELTA_TICKS);
7692fd4d 563 return;
3e7ee490
HJ
564}
565
e086748c
VK
566/*
567 * hv_synic_clockevents_cleanup - Cleanup clockevent devices
568 */
569void hv_synic_clockevents_cleanup(void)
570{
571 int cpu;
572
573 if (!(ms_hyperv.features & HV_X64_MSR_SYNTIMER_AVAILABLE))
574 return;
575
576 for_each_online_cpu(cpu)
577 clockevents_unbind_device(hv_context.clk_evt[cpu], cpu);
578}
579
3e189519 580/*
d44890c8 581 * hv_synic_cleanup - Cleanup routine for hv_synic_init().
0831ad04 582 */
d44890c8 583void hv_synic_cleanup(void *arg)
3e7ee490 584{
b8dfb264 585 union hv_synic_sint shared_sint;
eacb1b4d
GKH
586 union hv_synic_simp simp;
587 union hv_synic_siefp siefp;
e72e7ac5 588 union hv_synic_scontrol sctrl;
7692fd4d 589 int cpu = smp_processor_id();
3e7ee490 590
6a0aaa18 591 if (!hv_context.synic_initialized)
3e7ee490 592 return;
3e7ee490 593
e086748c
VK
594 /* Turn off clockevent device */
595 if (ms_hyperv.features & HV_X64_MSR_SYNTIMER_AVAILABLE)
bc609cb4 596 hv_ce_shutdown(hv_context.clk_evt[cpu]);
e086748c 597
b8dfb264 598 rdmsrl(HV_X64_MSR_SINT0 + VMBUS_MESSAGE_SINT, shared_sint.as_uint64);
3e7ee490 599
b8dfb264 600 shared_sint.masked = 1;
3e7ee490 601
7692fd4d 602 /* Need to correctly cleanup in the case of SMP!!! */
454f18a9 603 /* Disable the interrupt */
b8dfb264 604 wrmsrl(HV_X64_MSR_SINT0 + VMBUS_MESSAGE_SINT, shared_sint.as_uint64);
3e7ee490 605
f6feebe0
HZ
606 rdmsrl(HV_X64_MSR_SIMP, simp.as_uint64);
607 simp.simp_enabled = 0;
608 simp.base_simp_gpa = 0;
3e7ee490 609
f6feebe0 610 wrmsrl(HV_X64_MSR_SIMP, simp.as_uint64);
3e7ee490 611
f6feebe0
HZ
612 rdmsrl(HV_X64_MSR_SIEFP, siefp.as_uint64);
613 siefp.siefp_enabled = 0;
614 siefp.base_siefp_gpa = 0;
3e7ee490 615
f6feebe0 616 wrmsrl(HV_X64_MSR_SIEFP, siefp.as_uint64);
3e7ee490 617
e72e7ac5
VK
618 /* Disable the global synic bit */
619 rdmsrl(HV_X64_MSR_SCONTROL, sctrl.as_uint64);
620 sctrl.enable = 0;
621 wrmsrl(HV_X64_MSR_SCONTROL, sctrl.as_uint64);
3e7ee490 622}