]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/ide/legacy/qd65xx.c
Remove obsolete #include <linux/config.h>
[mirror_ubuntu-jammy-kernel.git] / drivers / ide / legacy / qd65xx.c
CommitLineData
1da177e4
LT
1/*
2 * linux/drivers/ide/legacy/qd65xx.c Version 0.07 Sep 30, 2001
3 *
4 * Copyright (C) 1996-2001 Linus Torvalds & author (see below)
5 */
6
7/*
8 * Version 0.03 Cleaned auto-tune, added probe
9 * Version 0.04 Added second channel tuning
10 * Version 0.05 Enhanced tuning ; added qd6500 support
11 * Version 0.06 Added dos driver's list
12 * Version 0.07 Second channel bug fix
13 *
14 * QDI QD6500/QD6580 EIDE controller fast support
15 *
16 * Please set local bus speed using kernel parameter idebus
17 * for example, "idebus=33" stands for 33Mhz VLbus
18 * To activate controller support, use "ide0=qd65xx"
19 * To enable tuning, use "ide0=autotune"
20 * To enable second channel tuning (qd6580 only), use "ide1=autotune"
21 */
22
23/*
24 * Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by
25 * Samuel Thibault <samuel.thibault@fnac.net>
26 */
27
28#undef REALLY_SLOW_IO /* most systems can safely undef this */
29
30#include <linux/module.h>
1da177e4
LT
31#include <linux/types.h>
32#include <linux/kernel.h>
33#include <linux/delay.h>
34#include <linux/timer.h>
35#include <linux/mm.h>
36#include <linux/ioport.h>
37#include <linux/blkdev.h>
38#include <linux/hdreg.h>
39#include <linux/ide.h>
40#include <linux/init.h>
41#include <asm/system.h>
42#include <asm/io.h>
43
44#include "qd65xx.h"
45
46/*
47 * I/O ports are 0x30-0x31 (and 0x32-0x33 for qd6580)
48 * or 0xb0-0xb1 (and 0xb2-0xb3 for qd6580)
49 * -- qd6500 is a single IDE interface
50 * -- qd6580 is a dual IDE interface
51 *
52 * More research on qd6580 being done by willmore@cig.mot.com (David)
53 * More Information given by Petr Soucek (petr@ryston.cz)
54 * http://www.ryston.cz/petr/vlb
55 */
56
57/*
58 * base: Timer1
59 *
60 *
61 * base+0x01: Config (R/O)
62 *
63 * bit 0: ide baseport: 1 = 0x1f0 ; 0 = 0x170 (only useful for qd6500)
64 * bit 1: qd65xx baseport: 1 = 0xb0 ; 0 = 0x30
65 * bit 2: ID3: bus speed: 1 = <=33MHz ; 0 = >33MHz
66 * bit 3: qd6500: 1 = disabled, 0 = enabled
67 * qd6580: 1
68 * upper nibble:
69 * qd6500: 1100
70 * qd6580: either 1010 or 0101
71 *
72 *
73 * base+0x02: Timer2 (qd6580 only)
74 *
75 *
76 * base+0x03: Control (qd6580 only)
77 *
78 * bits 0-3 must always be set 1
79 * bit 4 must be set 1, but is set 0 by dos driver while measuring vlb clock
80 * bit 0 : 1 = Only primary port enabled : channel 0 for hda, channel 1 for hdb
81 * 0 = Primary and Secondary ports enabled : channel 0 for hda & hdb
82 * channel 1 for hdc & hdd
83 * bit 1 : 1 = only disks on primary port
84 * 0 = disks & ATAPI devices on primary port
85 * bit 2-4 : always 0
86 * bit 5 : status, but of what ?
87 * bit 6 : always set 1 by dos driver
88 * bit 7 : set 1 for non-ATAPI devices on primary port
89 * (maybe read-ahead and post-write buffer ?)
90 */
91
92static int timings[4]={-1,-1,-1,-1}; /* stores current timing for each timer */
93
94static void qd_write_reg (u8 content, unsigned long reg)
95{
96 unsigned long flags;
97
98 spin_lock_irqsave(&ide_lock, flags);
99 outb(content,reg);
100 spin_unlock_irqrestore(&ide_lock, flags);
101}
102
103static u8 __init qd_read_reg (unsigned long reg)
104{
105 unsigned long flags;
106 u8 read;
107
108 spin_lock_irqsave(&ide_lock, flags);
109 read = inb(reg);
110 spin_unlock_irqrestore(&ide_lock, flags);
111 return read;
112}
113
114/*
115 * qd_select:
116 *
117 * This routine is invoked from ide.c to prepare for access to a given drive.
118 */
119
120static void qd_select (ide_drive_t *drive)
121{
122 u8 index = (( (QD_TIMREG(drive)) & 0x80 ) >> 7) |
123 (QD_TIMREG(drive) & 0x02);
124
125 if (timings[index] != QD_TIMING(drive))
126 qd_write_reg(timings[index] = QD_TIMING(drive), QD_TIMREG(drive));
127}
128
129/*
130 * qd6500_compute_timing
131 *
132 * computes the timing value where
133 * lower nibble represents active time, in count of VLB clocks
134 * upper nibble represents recovery time, in count of VLB clocks
135 */
136
137static u8 qd6500_compute_timing (ide_hwif_t *hwif, int active_time, int recovery_time)
138{
139 u8 active_cycle,recovery_cycle;
140
141 if (system_bus_clock()<=33) {
142 active_cycle = 9 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 2, 9);
143 recovery_cycle = 15 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 0, 15);
144 } else {
145 active_cycle = 8 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 1, 8);
146 recovery_cycle = 18 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 3, 18);
147 }
148
149 return((recovery_cycle<<4) | 0x08 | active_cycle);
150}
151
152/*
153 * qd6580_compute_timing
154 *
155 * idem for qd6580
156 */
157
158static u8 qd6580_compute_timing (int active_time, int recovery_time)
159{
160 u8 active_cycle = 17 - IDE_IN(active_time * system_bus_clock() / 1000 + 1, 2, 17);
161 u8 recovery_cycle = 15 - IDE_IN(recovery_time * system_bus_clock() / 1000 + 1, 2, 15);
162
163 return((recovery_cycle<<4) | active_cycle);
164}
165
166/*
167 * qd_find_disk_type
168 *
169 * tries to find timing from dos driver's table
170 */
171
172static int qd_find_disk_type (ide_drive_t *drive,
173 int *active_time, int *recovery_time)
174{
175 struct qd65xx_timing_s *p;
176 char model[40];
177
178 if (!*drive->id->model) return 0;
179
180 strncpy(model,drive->id->model,40);
181 ide_fixstring(model,40,1); /* byte-swap */
182
183 for (p = qd65xx_timing ; p->offset != -1 ; p++) {
184 if (!strncmp(p->model, model+p->offset, 4)) {
185 printk(KERN_DEBUG "%s: listed !\n", drive->name);
186 *active_time = p->active;
187 *recovery_time = p->recovery;
188 return 1;
189 }
190 }
191 return 0;
192}
193
194/*
195 * qd_timing_ok:
196 *
197 * check whether timings don't conflict
198 */
199
200static int qd_timing_ok (ide_drive_t drives[])
201{
202 return (IDE_IMPLY(drives[0].present && drives[1].present,
203 IDE_IMPLY(QD_TIMREG(drives) == QD_TIMREG(drives+1),
204 QD_TIMING(drives) == QD_TIMING(drives+1))));
205 /* if same timing register, must be same timing */
206}
207
208/*
209 * qd_set_timing:
210 *
211 * records the timing, and enables selectproc as needed
212 */
213
214static void qd_set_timing (ide_drive_t *drive, u8 timing)
215{
216 ide_hwif_t *hwif = HWIF(drive);
217
218 drive->drive_data &= 0xff00;
219 drive->drive_data |= timing;
220 if (qd_timing_ok(hwif->drives)) {
221 qd_select(drive); /* selects once */
222 hwif->selectproc = NULL;
223 } else
224 hwif->selectproc = &qd_select;
225
226 printk(KERN_DEBUG "%s: %#x\n", drive->name, timing);
227}
228
229/*
230 * qd6500_tune_drive
231 */
232
233static void qd6500_tune_drive (ide_drive_t *drive, u8 pio)
234{
235 int active_time = 175;
236 int recovery_time = 415; /* worst case values from the dos driver */
237
238 if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)
239 && drive->id->tPIO && (drive->id->field_valid & 0x02)
240 && drive->id->eide_pio >= 240) {
241
242 printk(KERN_INFO "%s: PIO mode%d\n", drive->name,
243 drive->id->tPIO);
244 active_time = 110;
245 recovery_time = drive->id->eide_pio - 120;
246 }
247
248 qd_set_timing(drive, qd6500_compute_timing(HWIF(drive), active_time, recovery_time));
249}
250
251/*
252 * qd6580_tune_drive
253 */
254
255static void qd6580_tune_drive (ide_drive_t *drive, u8 pio)
256{
257 ide_pio_data_t d;
258 int base = HWIF(drive)->select_data;
259 int active_time = 175;
260 int recovery_time = 415; /* worst case values from the dos driver */
261
262 if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)) {
263 pio = ide_get_best_pio_mode(drive, pio, 255, &d);
264 pio = min_t(u8, pio, 4);
265
266 switch (pio) {
267 case 0: break;
268 case 3:
269 if (d.cycle_time >= 110) {
270 active_time = 86;
271 recovery_time = d.cycle_time - 102;
272 } else
273 printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
274 break;
275 case 4:
276 if (d.cycle_time >= 69) {
277 active_time = 70;
278 recovery_time = d.cycle_time - 61;
279 } else
280 printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
281 break;
282 default:
283 if (d.cycle_time >= 180) {
284 active_time = 110;
285 recovery_time = d.cycle_time - 120;
286 } else {
287 active_time = ide_pio_timings[pio].active_time;
288 recovery_time = d.cycle_time
289 -active_time;
290 }
291 }
292 printk(KERN_INFO "%s: PIO mode%d\n", drive->name,pio);
293 }
294
295 if (!HWIF(drive)->channel && drive->media != ide_disk) {
296 qd_write_reg(0x5f, QD_CONTROL_PORT);
297 printk(KERN_WARNING "%s: ATAPI: disabled read-ahead FIFO "
298 "and post-write buffer on %s.\n",
299 drive->name, HWIF(drive)->name);
300 }
301
302 qd_set_timing(drive, qd6580_compute_timing(active_time, recovery_time));
303}
304
305/*
306 * qd_testreg
307 *
308 * tests if the given port is a register
309 */
310
311static int __init qd_testreg(int port)
312{
313 u8 savereg;
314 u8 readreg;
315 unsigned long flags;
316
317 spin_lock_irqsave(&ide_lock, flags);
318 savereg = inb_p(port);
319 outb_p(QD_TESTVAL, port); /* safe value */
320 readreg = inb_p(port);
321 outb(savereg, port);
322 spin_unlock_irqrestore(&ide_lock, flags);
323
324 if (savereg == QD_TESTVAL) {
325 printk(KERN_ERR "Outch ! the probe for qd65xx isn't reliable !\n");
326 printk(KERN_ERR "Please contact maintainers to tell about your hardware\n");
327 printk(KERN_ERR "Assuming qd65xx is not present.\n");
328 return 1;
329 }
330
331 return (readreg != QD_TESTVAL);
332}
333
334/*
335 * qd_setup:
336 *
337 * called to setup an ata channel : adjusts attributes & links for tuning
338 */
339
340static void __init qd_setup(ide_hwif_t *hwif, int base, int config,
341 unsigned int data0, unsigned int data1,
342 void (*tuneproc) (ide_drive_t *, u8 pio))
343{
344 hwif->chipset = ide_qd65xx;
345 hwif->channel = hwif->index;
346 hwif->select_data = base;
347 hwif->config_data = config;
348 hwif->drives[0].drive_data = data0;
349 hwif->drives[1].drive_data = data1;
350 hwif->drives[0].io_32bit =
351 hwif->drives[1].io_32bit = 1;
352 hwif->tuneproc = tuneproc;
353 probe_hwif_init(hwif);
354}
355
356/*
357 * qd_unsetup:
358 *
359 * called to unsetup an ata channel : back to default values, unlinks tuning
360 */
361/*
362static void __exit qd_unsetup(ide_hwif_t *hwif)
363{
364 u8 config = hwif->config_data;
365 int base = hwif->select_data;
366 void *tuneproc = (void *) hwif->tuneproc;
367
368 if (hwif->chipset != ide_qd65xx)
369 return;
370
371 printk(KERN_NOTICE "%s: back to defaults\n", hwif->name);
372
373 hwif->selectproc = NULL;
374 hwif->tuneproc = NULL;
375
376 if (tuneproc == (void *) qd6500_tune_drive) {
377 // will do it for both
378 qd_write_reg(QD6500_DEF_DATA, QD_TIMREG(&hwif->drives[0]));
379 } else if (tuneproc == (void *) qd6580_tune_drive) {
380 if (QD_CONTROL(hwif) & QD_CONTR_SEC_DISABLED) {
381 qd_write_reg(QD6580_DEF_DATA, QD_TIMREG(&hwif->drives[0]));
382 qd_write_reg(QD6580_DEF_DATA2, QD_TIMREG(&hwif->drives[1]));
383 } else {
384 qd_write_reg(hwif->channel ? QD6580_DEF_DATA2 : QD6580_DEF_DATA, QD_TIMREG(&hwif->drives[0]));
385 }
386 } else {
387 printk(KERN_WARNING "Unknown qd65xx tuning fonction !\n");
388 printk(KERN_WARNING "keeping settings !\n");
389 }
390}
391*/
392
393/*
394 * qd_probe:
395 *
396 * looks at the specified baseport, and if qd found, registers & initialises it
397 * return 1 if another qd may be probed
398 */
399
400static int __init qd_probe(int base)
401{
402 ide_hwif_t *hwif;
403 u8 config;
404 u8 unit;
405
406 config = qd_read_reg(QD_CONFIG_PORT);
407
408 if (! ((config & QD_CONFIG_BASEPORT) >> 1 == (base == 0xb0)) )
409 return 1;
410
411 unit = ! (config & QD_CONFIG_IDE_BASEPORT);
412
413 if ((config & 0xf0) == QD_CONFIG_QD6500) {
414
415 if (qd_testreg(base)) return 1; /* bad register */
416
417 /* qd6500 found */
418
419 hwif = &ide_hwifs[unit];
420 printk(KERN_NOTICE "%s: qd6500 at %#x\n", hwif->name, base);
421 printk(KERN_DEBUG "qd6500: config=%#x, ID3=%u\n",
422 config, QD_ID3);
423
424 if (config & QD_CONFIG_DISABLED) {
425 printk(KERN_WARNING "qd6500 is disabled !\n");
426 return 1;
427 }
428
429 qd_setup(hwif, base, config, QD6500_DEF_DATA, QD6500_DEF_DATA,
430 &qd6500_tune_drive);
431
432 create_proc_ide_interfaces();
433
434 return 1;
435 }
436
437 if (((config & 0xf0) == QD_CONFIG_QD6580_A) ||
438 ((config & 0xf0) == QD_CONFIG_QD6580_B)) {
439
440 u8 control;
441
442 if (qd_testreg(base) || qd_testreg(base+0x02)) return 1;
443 /* bad registers */
444
445 /* qd6580 found */
446
447 control = qd_read_reg(QD_CONTROL_PORT);
448
449 printk(KERN_NOTICE "qd6580 at %#x\n", base);
450 printk(KERN_DEBUG "qd6580: config=%#x, control=%#x, ID3=%u\n",
451 config, control, QD_ID3);
452
453 if (control & QD_CONTR_SEC_DISABLED) {
454 /* secondary disabled */
455
456 hwif = &ide_hwifs[unit];
457 printk(KERN_INFO "%s: qd6580: single IDE board\n",
458 hwif->name);
459 qd_setup(hwif, base, config | (control << 8),
460 QD6580_DEF_DATA, QD6580_DEF_DATA2,
461 &qd6580_tune_drive);
462 qd_write_reg(QD_DEF_CONTR,QD_CONTROL_PORT);
463
464 create_proc_ide_interfaces();
465
466 return 1;
467 } else {
468 ide_hwif_t *mate;
469
470 hwif = &ide_hwifs[0];
471 mate = &ide_hwifs[1];
472 /* secondary enabled */
473 printk(KERN_INFO "%s&%s: qd6580: dual IDE board\n",
474 hwif->name, mate->name);
475
476 qd_setup(hwif, base, config | (control << 8),
477 QD6580_DEF_DATA, QD6580_DEF_DATA,
478 &qd6580_tune_drive);
479 qd_setup(mate, base, config | (control << 8),
480 QD6580_DEF_DATA2, QD6580_DEF_DATA2,
481 &qd6580_tune_drive);
482 qd_write_reg(QD_DEF_CONTR,QD_CONTROL_PORT);
483
484 create_proc_ide_interfaces();
485
486 return 0; /* no other qd65xx possible */
487 }
488 }
489 /* no qd65xx found */
490 return 1;
491}
492
493/* Can be called directly from ide.c. */
494int __init qd65xx_init(void)
495{
496 if (qd_probe(0x30))
497 qd_probe(0xb0);
498 if (ide_hwifs[0].chipset != ide_qd65xx &&
499 ide_hwifs[1].chipset != ide_qd65xx)
500 return -ENODEV;
501 return 0;
502}
503
504#ifdef MODULE
505module_init(qd65xx_init);
506#endif
507
508MODULE_AUTHOR("Samuel Thibault");
509MODULE_DESCRIPTION("support of qd65xx vlb ide chipset");
510MODULE_LICENSE("GPL");