]>
Commit | Line | Data |
---|---|---|
da9091ee AC |
1 | |
2 | /* | |
52374f89 | 3 | * linux/drivers/ide/pci/it821x.c Version 0.16 Jul 3 2007 |
da9091ee AC |
4 | * |
5 | * Copyright (C) 2004 Red Hat <alan@redhat.com> | |
0e9b4e53 | 6 | * Copyright (C) 2007 Bartlomiej Zolnierkiewicz |
da9091ee AC |
7 | * |
8 | * May be copied or modified under the terms of the GNU General Public License | |
9 | * Based in part on the ITE vendor provided SCSI driver. | |
10 | * | |
11 | * Documentation available from | |
12 | * http://www.ite.com.tw/pc/IT8212F_V04.pdf | |
13 | * Some other documents are NDA. | |
14 | * | |
15 | * The ITE8212 isn't exactly a standard IDE controller. It has two | |
16 | * modes. In pass through mode then it is an IDE controller. In its smart | |
17 | * mode its actually quite a capable hardware raid controller disguised | |
18 | * as an IDE controller. Smart mode only understands DMA read/write and | |
19 | * identify, none of the fancier commands apply. The IT8211 is identical | |
20 | * in other respects but lacks the raid mode. | |
21 | * | |
22 | * Errata: | |
23 | * o Rev 0x10 also requires master/slave hold the same DMA timings and | |
24 | * cannot do ATAPI MWDMA. | |
25 | * o The identify data for raid volumes lacks CHS info (technically ok) | |
26 | * but also fails to set the LBA28 and other bits. We fix these in | |
27 | * the IDE probe quirk code. | |
28 | * o If you write LBA48 sized I/O's (ie > 256 sector) in smart mode | |
29 | * raid then the controller firmware dies | |
30 | * o Smart mode without RAID doesn't clear all the necessary identify | |
31 | * bits to reduce the command set to the one used | |
32 | * | |
33 | * This has a few impacts on the driver | |
34 | * - In pass through mode we do all the work you would expect | |
35 | * - In smart mode the clocking set up is done by the controller generally | |
36 | * but we must watch the other limits and filter. | |
37 | * - There are a few extra vendor commands that actually talk to the | |
38 | * controller but only work PIO with no IRQ. | |
39 | * | |
40 | * Vendor areas of the identify block in smart mode are used for the | |
41 | * timing and policy set up. Each HDD in raid mode also has a serial | |
42 | * block on the disk. The hardware extra commands are get/set chip status, | |
43 | * rebuild, get rebuild status. | |
44 | * | |
45 | * In Linux the driver supports pass through mode as if the device was | |
46 | * just another IDE controller. If the smart mode is running then | |
47 | * volumes are managed by the controller firmware and each IDE "disk" | |
48 | * is a raid volume. Even more cute - the controller can do automated | |
49 | * hotplug and rebuild. | |
50 | * | |
51 | * The pass through controller itself is a little demented. It has a | |
52 | * flaw that it has a single set of PIO/MWDMA timings per channel so | |
53 | * non UDMA devices restrict each others performance. It also has a | |
54 | * single clock source per channel so mixed UDMA100/133 performance | |
55 | * isn't perfect and we have to pick a clock. Thankfully none of this | |
56 | * matters in smart mode. ATAPI DMA is not currently supported. | |
57 | * | |
58 | * It seems the smart mode is a win for RAID1/RAID10 but otherwise not. | |
59 | * | |
60 | * TODO | |
61 | * - ATAPI UDMA is ok but not MWDMA it seems | |
62 | * - RAID configuration ioctls | |
63 | * - Move to libata once it grows up | |
64 | */ | |
65 | ||
da9091ee AC |
66 | #include <linux/types.h> |
67 | #include <linux/module.h> | |
68 | #include <linux/pci.h> | |
69 | #include <linux/delay.h> | |
70 | #include <linux/hdreg.h> | |
71 | #include <linux/ide.h> | |
72 | #include <linux/init.h> | |
73 | ||
74 | #include <asm/io.h> | |
75 | ||
76 | struct it821x_dev | |
77 | { | |
78 | unsigned int smart:1, /* Are we in smart raid mode */ | |
79 | timing10:1; /* Rev 0x10 */ | |
80 | u8 clock_mode; /* 0, ATA_50 or ATA_66 */ | |
81 | u8 want[2][2]; /* Mode/Pri log for master slave */ | |
82 | /* We need these for switching the clock when DMA goes on/off | |
83 | The high byte is the 66Mhz timing */ | |
84 | u16 pio[2]; /* Cached PIO values */ | |
85 | u16 mwdma[2]; /* Cached MWDMA values */ | |
86 | u16 udma[2]; /* Cached UDMA values (per drive) */ | |
87 | }; | |
88 | ||
89 | #define ATA_66 0 | |
90 | #define ATA_50 1 | |
91 | #define ATA_ANY 2 | |
92 | ||
93 | #define UDMA_OFF 0 | |
94 | #define MWDMA_OFF 0 | |
95 | ||
96 | /* | |
97 | * We allow users to force the card into non raid mode without | |
98 | * flashing the alternative BIOS. This is also neccessary right now | |
99 | * for embedded platforms that cannot run a PC BIOS but are using this | |
100 | * device. | |
101 | */ | |
102 | ||
103 | static int it8212_noraid; | |
104 | ||
105 | /** | |
106 | * it821x_program - program the PIO/MWDMA registers | |
107 | * @drive: drive to tune | |
0e9b4e53 | 108 | * @timing: timing info |
da9091ee AC |
109 | * |
110 | * Program the PIO/MWDMA timing for this channel according to the | |
111 | * current clock. | |
112 | */ | |
113 | ||
114 | static void it821x_program(ide_drive_t *drive, u16 timing) | |
115 | { | |
116 | ide_hwif_t *hwif = drive->hwif; | |
117 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
118 | int channel = hwif->channel; | |
119 | u8 conf; | |
120 | ||
121 | /* Program PIO/MWDMA timing bits */ | |
122 | if(itdev->clock_mode == ATA_66) | |
123 | conf = timing >> 8; | |
124 | else | |
125 | conf = timing & 0xFF; | |
126 | pci_write_config_byte(hwif->pci_dev, 0x54 + 4 * channel, conf); | |
127 | } | |
128 | ||
129 | /** | |
130 | * it821x_program_udma - program the UDMA registers | |
131 | * @drive: drive to tune | |
0e9b4e53 | 132 | * @timing: timing info |
da9091ee AC |
133 | * |
134 | * Program the UDMA timing for this drive according to the | |
135 | * current clock. | |
136 | */ | |
137 | ||
138 | static void it821x_program_udma(ide_drive_t *drive, u16 timing) | |
139 | { | |
140 | ide_hwif_t *hwif = drive->hwif; | |
141 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
142 | int channel = hwif->channel; | |
143 | int unit = drive->select.b.unit; | |
144 | u8 conf; | |
145 | ||
146 | /* Program UDMA timing bits */ | |
147 | if(itdev->clock_mode == ATA_66) | |
148 | conf = timing >> 8; | |
149 | else | |
150 | conf = timing & 0xFF; | |
151 | if(itdev->timing10 == 0) | |
152 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel + unit, conf); | |
153 | else { | |
154 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel, conf); | |
155 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel + 1, conf); | |
156 | } | |
157 | } | |
158 | ||
da9091ee AC |
159 | /** |
160 | * it821x_clock_strategy | |
0e9b4e53 | 161 | * @drive: drive to set up |
da9091ee AC |
162 | * |
163 | * Select between the 50 and 66Mhz base clocks to get the best | |
164 | * results for this interface. | |
165 | */ | |
166 | ||
167 | static void it821x_clock_strategy(ide_drive_t *drive) | |
168 | { | |
169 | ide_hwif_t *hwif = drive->hwif; | |
170 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
171 | ||
172 | u8 unit = drive->select.b.unit; | |
173 | ide_drive_t *pair = &hwif->drives[1-unit]; | |
174 | ||
175 | int clock, altclock; | |
176 | u8 v; | |
177 | int sel = 0; | |
178 | ||
179 | if(itdev->want[0][0] > itdev->want[1][0]) { | |
180 | clock = itdev->want[0][1]; | |
181 | altclock = itdev->want[1][1]; | |
182 | } else { | |
183 | clock = itdev->want[1][1]; | |
184 | altclock = itdev->want[0][1]; | |
185 | } | |
186 | ||
0e9b4e53 BZ |
187 | /* |
188 | * if both clocks can be used for the mode with the higher priority | |
189 | * use the clock needed by the mode with the lower priority | |
190 | */ | |
191 | if (clock == ATA_ANY) | |
da9091ee AC |
192 | clock = altclock; |
193 | ||
194 | /* Nobody cares - keep the same clock */ | |
195 | if(clock == ATA_ANY) | |
196 | return; | |
197 | /* No change */ | |
198 | if(clock == itdev->clock_mode) | |
199 | return; | |
200 | ||
201 | /* Load this into the controller ? */ | |
202 | if(clock == ATA_66) | |
203 | itdev->clock_mode = ATA_66; | |
204 | else { | |
205 | itdev->clock_mode = ATA_50; | |
206 | sel = 1; | |
207 | } | |
208 | pci_read_config_byte(hwif->pci_dev, 0x50, &v); | |
209 | v &= ~(1 << (1 + hwif->channel)); | |
210 | v |= sel << (1 + hwif->channel); | |
211 | pci_write_config_byte(hwif->pci_dev, 0x50, v); | |
212 | ||
213 | /* | |
214 | * Reprogram the UDMA/PIO of the pair drive for the switch | |
215 | * MWDMA will be dealt with by the dma switcher | |
216 | */ | |
217 | if(pair && itdev->udma[1-unit] != UDMA_OFF) { | |
218 | it821x_program_udma(pair, itdev->udma[1-unit]); | |
219 | it821x_program(pair, itdev->pio[1-unit]); | |
220 | } | |
221 | /* | |
222 | * Reprogram the UDMA/PIO of our drive for the switch. | |
223 | * MWDMA will be dealt with by the dma switcher | |
224 | */ | |
225 | if(itdev->udma[unit] != UDMA_OFF) { | |
226 | it821x_program_udma(drive, itdev->udma[unit]); | |
227 | it821x_program(drive, itdev->pio[unit]); | |
228 | } | |
229 | } | |
230 | ||
da9091ee | 231 | /** |
0e9b4e53 | 232 | * it821x_tunepio - tune a drive |
da9091ee | 233 | * @drive: drive to tune |
0e9b4e53 | 234 | * @pio: the desired PIO mode |
da9091ee | 235 | * |
0e9b4e53 BZ |
236 | * Try to tune the drive/host to the desired PIO mode taking into |
237 | * the consideration the maximum PIO mode supported by the other | |
238 | * device on the cable. | |
da9091ee AC |
239 | */ |
240 | ||
0e9b4e53 | 241 | static int it821x_tunepio(ide_drive_t *drive, u8 set_pio) |
da9091ee AC |
242 | { |
243 | ide_hwif_t *hwif = drive->hwif; | |
244 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
245 | int unit = drive->select.b.unit; | |
0e9b4e53 | 246 | ide_drive_t *pair = &hwif->drives[1 - unit]; |
da9091ee AC |
247 | |
248 | /* Spec says 89 ref driver uses 88 */ | |
249 | static u16 pio[] = { 0xAA88, 0xA382, 0xA181, 0x3332, 0x3121 }; | |
250 | static u8 pio_want[] = { ATA_66, ATA_66, ATA_66, ATA_66, ATA_ANY }; | |
251 | ||
0e9b4e53 BZ |
252 | /* |
253 | * Compute the best PIO mode we can for a given device. We must | |
254 | * pick a speed that does not cause problems with the other device | |
255 | * on the cable. | |
256 | */ | |
257 | if (pair) { | |
2134758d | 258 | u8 pair_pio = ide_get_best_pio_mode(pair, 255, 4); |
0e9b4e53 BZ |
259 | /* trim PIO to the slowest of the master/slave */ |
260 | if (pair_pio < set_pio) | |
261 | set_pio = pair_pio; | |
262 | } | |
263 | ||
264 | if (itdev->smart) | |
0380dad4 | 265 | return 0; |
da9091ee AC |
266 | |
267 | /* We prefer 66Mhz clock for PIO 0-3, don't care for PIO4 */ | |
0e9b4e53 | 268 | itdev->want[unit][1] = pio_want[set_pio]; |
da9091ee | 269 | itdev->want[unit][0] = 1; /* PIO is lowest priority */ |
0e9b4e53 | 270 | itdev->pio[unit] = pio[set_pio]; |
da9091ee AC |
271 | it821x_clock_strategy(drive); |
272 | it821x_program(drive, itdev->pio[unit]); | |
0e9b4e53 | 273 | |
0e9b4e53 BZ |
274 | return ide_config_drive_speed(drive, XFER_PIO_0 + set_pio); |
275 | } | |
276 | ||
277 | static void it821x_tuneproc(ide_drive_t *drive, u8 pio) | |
278 | { | |
2134758d | 279 | pio = ide_get_best_pio_mode(drive, pio, 4); |
0e9b4e53 | 280 | (void)it821x_tunepio(drive, pio); |
da9091ee AC |
281 | } |
282 | ||
283 | /** | |
284 | * it821x_tune_mwdma - tune a channel for MWDMA | |
285 | * @drive: drive to set up | |
286 | * @mode_wanted: the target operating mode | |
287 | * | |
288 | * Load the timing settings for this device mode into the | |
289 | * controller when doing MWDMA in pass through mode. The caller | |
290 | * must manage the whole lack of per device MWDMA/PIO timings and | |
291 | * the shared MWDMA/PIO timing register. | |
292 | */ | |
293 | ||
294 | static void it821x_tune_mwdma (ide_drive_t *drive, byte mode_wanted) | |
295 | { | |
296 | ide_hwif_t *hwif = drive->hwif; | |
297 | struct it821x_dev *itdev = (void *)ide_get_hwifdata(hwif); | |
298 | int unit = drive->select.b.unit; | |
299 | int channel = hwif->channel; | |
300 | u8 conf; | |
301 | ||
302 | static u16 dma[] = { 0x8866, 0x3222, 0x3121 }; | |
303 | static u8 mwdma_want[] = { ATA_ANY, ATA_66, ATA_ANY }; | |
304 | ||
305 | itdev->want[unit][1] = mwdma_want[mode_wanted]; | |
306 | itdev->want[unit][0] = 2; /* MWDMA is low priority */ | |
307 | itdev->mwdma[unit] = dma[mode_wanted]; | |
308 | itdev->udma[unit] = UDMA_OFF; | |
309 | ||
310 | /* UDMA bits off - Revision 0x10 do them in pairs */ | |
311 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); | |
312 | if(itdev->timing10) | |
313 | conf |= channel ? 0x60: 0x18; | |
314 | else | |
315 | conf |= 1 << (3 + 2 * channel + unit); | |
316 | pci_write_config_byte(hwif->pci_dev, 0x50, conf); | |
317 | ||
318 | it821x_clock_strategy(drive); | |
319 | /* FIXME: do we need to program this ? */ | |
320 | /* it821x_program(drive, itdev->mwdma[unit]); */ | |
321 | } | |
322 | ||
323 | /** | |
324 | * it821x_tune_udma - tune a channel for UDMA | |
325 | * @drive: drive to set up | |
326 | * @mode_wanted: the target operating mode | |
327 | * | |
328 | * Load the timing settings for this device mode into the | |
329 | * controller when doing UDMA modes in pass through. | |
330 | */ | |
331 | ||
332 | static void it821x_tune_udma (ide_drive_t *drive, byte mode_wanted) | |
333 | { | |
334 | ide_hwif_t *hwif = drive->hwif; | |
335 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
336 | int unit = drive->select.b.unit; | |
337 | int channel = hwif->channel; | |
338 | u8 conf; | |
339 | ||
340 | static u16 udma[] = { 0x4433, 0x4231, 0x3121, 0x2121, 0x1111, 0x2211, 0x1111 }; | |
341 | static u8 udma_want[] = { ATA_ANY, ATA_50, ATA_ANY, ATA_66, ATA_66, ATA_50, ATA_66 }; | |
342 | ||
343 | itdev->want[unit][1] = udma_want[mode_wanted]; | |
344 | itdev->want[unit][0] = 3; /* UDMA is high priority */ | |
345 | itdev->mwdma[unit] = MWDMA_OFF; | |
346 | itdev->udma[unit] = udma[mode_wanted]; | |
347 | if(mode_wanted >= 5) | |
348 | itdev->udma[unit] |= 0x8080; /* UDMA 5/6 select on */ | |
349 | ||
350 | /* UDMA on. Again revision 0x10 must do the pair */ | |
351 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); | |
352 | if(itdev->timing10) | |
353 | conf &= channel ? 0x9F: 0xE7; | |
354 | else | |
355 | conf &= ~ (1 << (3 + 2 * channel + unit)); | |
356 | pci_write_config_byte(hwif->pci_dev, 0x50, conf); | |
357 | ||
358 | it821x_clock_strategy(drive); | |
359 | it821x_program_udma(drive, itdev->udma[unit]); | |
360 | ||
361 | } | |
362 | ||
da9091ee AC |
363 | /** |
364 | * it821x_dma_read - DMA hook | |
365 | * @drive: drive for DMA | |
366 | * | |
367 | * The IT821x has a single timing register for MWDMA and for PIO | |
368 | * operations. As we flip back and forth we have to reload the | |
369 | * clock. In addition the rev 0x10 device only works if the same | |
370 | * timing value is loaded into the master and slave UDMA clock | |
371 | * so we must also reload that. | |
372 | * | |
373 | * FIXME: we could figure out in advance if we need to do reloads | |
374 | */ | |
375 | ||
376 | static void it821x_dma_start(ide_drive_t *drive) | |
377 | { | |
378 | ide_hwif_t *hwif = drive->hwif; | |
379 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
380 | int unit = drive->select.b.unit; | |
381 | if(itdev->mwdma[unit] != MWDMA_OFF) | |
382 | it821x_program(drive, itdev->mwdma[unit]); | |
383 | else if(itdev->udma[unit] != UDMA_OFF && itdev->timing10) | |
384 | it821x_program_udma(drive, itdev->udma[unit]); | |
385 | ide_dma_start(drive); | |
386 | } | |
387 | ||
388 | /** | |
389 | * it821x_dma_write - DMA hook | |
390 | * @drive: drive for DMA stop | |
391 | * | |
392 | * The IT821x has a single timing register for MWDMA and for PIO | |
393 | * operations. As we flip back and forth we have to reload the | |
394 | * clock. | |
395 | */ | |
396 | ||
397 | static int it821x_dma_end(ide_drive_t *drive) | |
398 | { | |
399 | ide_hwif_t *hwif = drive->hwif; | |
400 | int unit = drive->select.b.unit; | |
401 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
402 | int ret = __ide_dma_end(drive); | |
403 | if(itdev->mwdma[unit] != MWDMA_OFF) | |
404 | it821x_program(drive, itdev->pio[unit]); | |
405 | return ret; | |
406 | } | |
407 | ||
408 | ||
409 | /** | |
410 | * it821x_tune_chipset - set controller timings | |
411 | * @drive: Drive to set up | |
412 | * @xferspeed: speed we want to achieve | |
413 | * | |
414 | * Tune the ITE chipset for the desired mode. If we can't achieve | |
415 | * the desired mode then tune for a lower one, but ultimately | |
416 | * make the thing work. | |
417 | */ | |
418 | ||
419 | static int it821x_tune_chipset (ide_drive_t *drive, byte xferspeed) | |
420 | { | |
421 | ||
422 | ide_hwif_t *hwif = drive->hwif; | |
423 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
2d5eaa6d | 424 | u8 speed = ide_rate_filter(drive, xferspeed); |
da9091ee | 425 | |
0e9b4e53 BZ |
426 | switch (speed) { |
427 | case XFER_PIO_4: | |
428 | case XFER_PIO_3: | |
429 | case XFER_PIO_2: | |
430 | case XFER_PIO_1: | |
431 | case XFER_PIO_0: | |
432 | return it821x_tunepio(drive, speed - XFER_PIO_0); | |
433 | } | |
434 | ||
435 | if (itdev->smart == 0) { | |
436 | switch (speed) { | |
da9091ee AC |
437 | /* MWDMA tuning is really hard because our MWDMA and PIO |
438 | timings are kept in the same place. We can switch in the | |
439 | host dma on/off callbacks */ | |
440 | case XFER_MW_DMA_2: | |
441 | case XFER_MW_DMA_1: | |
442 | case XFER_MW_DMA_0: | |
443 | it821x_tune_mwdma(drive, (speed - XFER_MW_DMA_0)); | |
444 | break; | |
445 | case XFER_UDMA_6: | |
446 | case XFER_UDMA_5: | |
447 | case XFER_UDMA_4: | |
448 | case XFER_UDMA_3: | |
449 | case XFER_UDMA_2: | |
450 | case XFER_UDMA_1: | |
451 | case XFER_UDMA_0: | |
452 | it821x_tune_udma(drive, (speed - XFER_UDMA_0)); | |
453 | break; | |
454 | default: | |
455 | return 1; | |
456 | } | |
0380dad4 BZ |
457 | |
458 | return ide_config_drive_speed(drive, speed); | |
da9091ee | 459 | } |
0380dad4 BZ |
460 | |
461 | /* don't touch anything in the smart mode */ | |
462 | return 0; | |
da9091ee AC |
463 | } |
464 | ||
da9091ee AC |
465 | /** |
466 | * it821x_configure_drive_for_dma - set up for DMA transfers | |
467 | * @drive: drive we are going to set up | |
468 | * | |
469 | * Set up the drive for DMA, tune the controller and drive as | |
470 | * required. If the drive isn't suitable for DMA or we hit | |
471 | * other problems then we will drop down to PIO and set up | |
472 | * PIO appropriately | |
473 | */ | |
474 | ||
475 | static int it821x_config_drive_for_dma (ide_drive_t *drive) | |
476 | { | |
bd203b57 | 477 | if (ide_tune_dma(drive)) |
3608b5d7 | 478 | return 0; |
da9091ee | 479 | |
0e9b4e53 | 480 | it821x_tuneproc(drive, 255); |
3608b5d7 BZ |
481 | |
482 | return -1; | |
da9091ee AC |
483 | } |
484 | ||
485 | /** | |
486 | * ata66_it821x - check for 80 pin cable | |
487 | * @hwif: interface to check | |
488 | * | |
489 | * Check for the presence of an ATA66 capable cable on the | |
490 | * interface. Problematic as it seems some cards don't have | |
491 | * the needed logic onboard. | |
492 | */ | |
493 | ||
49521f97 | 494 | static u8 __devinit ata66_it821x(ide_hwif_t *hwif) |
da9091ee AC |
495 | { |
496 | /* The reference driver also only does disk side */ | |
49521f97 | 497 | return ATA_CBL_PATA80; |
da9091ee AC |
498 | } |
499 | ||
500 | /** | |
501 | * it821x_fixup - post init callback | |
502 | * @hwif: interface | |
503 | * | |
504 | * This callback is run after the drives have been probed but | |
505 | * before anything gets attached. It allows drivers to do any | |
506 | * final tuning that is needed, or fixups to work around bugs. | |
507 | */ | |
508 | ||
509 | static void __devinit it821x_fixups(ide_hwif_t *hwif) | |
510 | { | |
511 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
512 | int i; | |
513 | ||
514 | if(!itdev->smart) { | |
515 | /* | |
516 | * If we are in pass through mode then not much | |
517 | * needs to be done, but we do bother to clear the | |
518 | * IRQ mask as we may well be in PIO (eg rev 0x10) | |
519 | * for now and we know unmasking is safe on this chipset. | |
520 | */ | |
521 | for (i = 0; i < 2; i++) { | |
522 | ide_drive_t *drive = &hwif->drives[i]; | |
523 | if(drive->present) | |
524 | drive->unmask = 1; | |
525 | } | |
526 | return; | |
527 | } | |
528 | /* | |
529 | * Perform fixups on smart mode. We need to "lose" some | |
530 | * capabilities the firmware lacks but does not filter, and | |
531 | * also patch up some capability bits that it forgets to set | |
532 | * in RAID mode. | |
533 | */ | |
534 | ||
535 | for(i = 0; i < 2; i++) { | |
536 | ide_drive_t *drive = &hwif->drives[i]; | |
537 | struct hd_driveid *id; | |
538 | u16 *idbits; | |
539 | ||
540 | if(!drive->present) | |
541 | continue; | |
542 | id = drive->id; | |
543 | idbits = (u16 *)drive->id; | |
544 | ||
545 | /* Check for RAID v native */ | |
546 | if(strstr(id->model, "Integrated Technology Express")) { | |
547 | /* In raid mode the ident block is slightly buggy | |
548 | We need to set the bits so that the IDE layer knows | |
549 | LBA28. LBA48 and DMA ar valid */ | |
550 | id->capability |= 3; /* LBA28, DMA */ | |
551 | id->command_set_2 |= 0x0400; /* LBA48 valid */ | |
552 | id->cfs_enable_2 |= 0x0400; /* LBA48 on */ | |
553 | /* Reporting logic */ | |
554 | printk(KERN_INFO "%s: IT8212 %sRAID %d volume", | |
555 | drive->name, | |
556 | idbits[147] ? "Bootable ":"", | |
557 | idbits[129]); | |
558 | if(idbits[129] != 1) | |
559 | printk("(%dK stripe)", idbits[146]); | |
560 | printk(".\n"); | |
da9091ee AC |
561 | } else { |
562 | /* Non RAID volume. Fixups to stop the core code | |
563 | doing unsupported things */ | |
0380dad4 | 564 | id->field_valid &= 3; |
da9091ee AC |
565 | id->queue_depth = 0; |
566 | id->command_set_1 = 0; | |
567 | id->command_set_2 &= 0xC400; | |
568 | id->cfsse &= 0xC000; | |
569 | id->cfs_enable_1 = 0; | |
570 | id->cfs_enable_2 &= 0xC400; | |
571 | id->csf_default &= 0xC000; | |
572 | id->word127 = 0; | |
573 | id->dlf = 0; | |
574 | id->csfo = 0; | |
575 | id->cfa_power = 0; | |
576 | printk(KERN_INFO "%s: Performing identify fixups.\n", | |
577 | drive->name); | |
578 | } | |
0380dad4 BZ |
579 | |
580 | /* | |
581 | * Set MWDMA0 mode as enabled/support - just to tell | |
582 | * IDE core that DMA is supported (it821x hardware | |
583 | * takes care of DMA mode programming). | |
584 | */ | |
585 | if (id->capability & 1) { | |
586 | id->dma_mword |= 0x0101; | |
587 | drive->current_speed = XFER_MW_DMA_0; | |
588 | } | |
da9091ee AC |
589 | } |
590 | ||
591 | } | |
592 | ||
593 | /** | |
594 | * init_hwif_it821x - set up hwif structs | |
595 | * @hwif: interface to set up | |
596 | * | |
597 | * We do the basic set up of the interface structure. The IT8212 | |
598 | * requires several custom handlers so we override the default | |
599 | * ide DMA handlers appropriately | |
600 | */ | |
601 | ||
602 | static void __devinit init_hwif_it821x(ide_hwif_t *hwif) | |
603 | { | |
f5e3c2fa | 604 | struct it821x_dev *idev = kzalloc(sizeof(struct it821x_dev), GFP_KERNEL); |
da9091ee AC |
605 | u8 conf; |
606 | ||
607 | if(idev == NULL) { | |
608 | printk(KERN_ERR "it821x: out of memory, falling back to legacy behaviour.\n"); | |
609 | goto fallback; | |
610 | } | |
da9091ee AC |
611 | ide_set_hwifdata(hwif, idev); |
612 | ||
faab17ba AC |
613 | hwif->atapi_dma = 1; |
614 | ||
da9091ee AC |
615 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); |
616 | if(conf & 1) { | |
617 | idev->smart = 1; | |
618 | hwif->atapi_dma = 0; | |
619 | /* Long I/O's although allowed in LBA48 space cause the | |
620 | onboard firmware to enter the twighlight zone */ | |
621 | hwif->rqsize = 256; | |
622 | } | |
623 | ||
624 | /* Pull the current clocks from 0x50 also */ | |
625 | if (conf & (1 << (1 + hwif->channel))) | |
626 | idev->clock_mode = ATA_50; | |
627 | else | |
628 | idev->clock_mode = ATA_66; | |
629 | ||
630 | idev->want[0][1] = ATA_ANY; | |
631 | idev->want[1][1] = ATA_ANY; | |
632 | ||
633 | /* | |
634 | * Not in the docs but according to the reference driver | |
635 | * this is neccessary. | |
636 | */ | |
637 | ||
638 | pci_read_config_byte(hwif->pci_dev, 0x08, &conf); | |
639 | if(conf == 0x10) { | |
640 | idev->timing10 = 1; | |
641 | hwif->atapi_dma = 0; | |
642 | if(!idev->smart) | |
643 | printk(KERN_WARNING "it821x: Revision 0x10, workarounds activated.\n"); | |
644 | } | |
645 | ||
646 | hwif->speedproc = &it821x_tune_chipset; | |
647 | hwif->tuneproc = &it821x_tuneproc; | |
648 | ||
649 | /* MWDMA/PIO clock switching for pass through mode */ | |
650 | if(!idev->smart) { | |
651 | hwif->dma_start = &it821x_dma_start; | |
652 | hwif->ide_dma_end = &it821x_dma_end; | |
653 | } | |
654 | ||
655 | hwif->drives[0].autotune = 1; | |
656 | hwif->drives[1].autotune = 1; | |
657 | ||
658 | if (!hwif->dma_base) | |
659 | goto fallback; | |
660 | ||
661 | hwif->ultra_mask = 0x7f; | |
662 | hwif->mwdma_mask = 0x07; | |
da9091ee AC |
663 | |
664 | hwif->ide_dma_check = &it821x_config_drive_for_dma; | |
49521f97 BZ |
665 | |
666 | if (hwif->cbl != ATA_CBL_PATA40_SHORT) | |
667 | hwif->cbl = ata66_it821x(hwif); | |
da9091ee AC |
668 | |
669 | /* | |
670 | * The BIOS often doesn't set up DMA on this controller | |
671 | * so we always do it. | |
672 | */ | |
673 | ||
674 | hwif->autodma = 1; | |
675 | hwif->drives[0].autodma = hwif->autodma; | |
676 | hwif->drives[1].autodma = hwif->autodma; | |
677 | return; | |
678 | fallback: | |
679 | hwif->autodma = 0; | |
680 | return; | |
681 | } | |
682 | ||
683 | static void __devinit it8212_disable_raid(struct pci_dev *dev) | |
684 | { | |
685 | /* Reset local CPU, and set BIOS not ready */ | |
686 | pci_write_config_byte(dev, 0x5E, 0x01); | |
687 | ||
688 | /* Set to bypass mode, and reset PCI bus */ | |
689 | pci_write_config_byte(dev, 0x50, 0x00); | |
690 | pci_write_config_word(dev, PCI_COMMAND, | |
691 | PCI_COMMAND_PARITY | PCI_COMMAND_IO | | |
692 | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); | |
693 | pci_write_config_word(dev, 0x40, 0xA0F3); | |
694 | ||
695 | pci_write_config_dword(dev,0x4C, 0x02040204); | |
696 | pci_write_config_byte(dev, 0x42, 0x36); | |
0c866b51 | 697 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x20); |
da9091ee AC |
698 | } |
699 | ||
700 | static unsigned int __devinit init_chipset_it821x(struct pci_dev *dev, const char *name) | |
701 | { | |
702 | u8 conf; | |
703 | static char *mode[2] = { "pass through", "smart" }; | |
704 | ||
705 | /* Force the card into bypass mode if so requested */ | |
706 | if (it8212_noraid) { | |
707 | printk(KERN_INFO "it8212: forcing bypass mode.\n"); | |
708 | it8212_disable_raid(dev); | |
709 | } | |
710 | pci_read_config_byte(dev, 0x50, &conf); | |
711 | printk(KERN_INFO "it821x: controller in %s mode.\n", mode[conf & 1]); | |
712 | return 0; | |
713 | } | |
714 | ||
715 | ||
716 | #define DECLARE_ITE_DEV(name_str) \ | |
717 | { \ | |
718 | .name = name_str, \ | |
719 | .init_chipset = init_chipset_it821x, \ | |
720 | .init_hwif = init_hwif_it821x, \ | |
da9091ee AC |
721 | .autodma = AUTODMA, \ |
722 | .bootable = ON_BOARD, \ | |
4099d143 BZ |
723 | .fixup = it821x_fixups, \ |
724 | .pio_mask = ATA_PIO4, \ | |
da9091ee AC |
725 | } |
726 | ||
727 | static ide_pci_device_t it821x_chipsets[] __devinitdata = { | |
728 | /* 0 */ DECLARE_ITE_DEV("IT8212"), | |
729 | }; | |
730 | ||
731 | /** | |
732 | * it821x_init_one - pci layer discovery entry | |
733 | * @dev: PCI device | |
734 | * @id: ident table entry | |
735 | * | |
736 | * Called by the PCI code when it finds an ITE821x controller. | |
737 | * We then use the IDE PCI generic helper to do most of the work. | |
738 | */ | |
739 | ||
740 | static int __devinit it821x_init_one(struct pci_dev *dev, const struct pci_device_id *id) | |
741 | { | |
742 | ide_setup_pci_device(dev, &it821x_chipsets[id->driver_data]); | |
743 | return 0; | |
744 | } | |
745 | ||
746 | static struct pci_device_id it821x_pci_tbl[] = { | |
747 | { PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8211, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0}, | |
748 | { PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8212, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0}, | |
749 | { 0, }, | |
750 | }; | |
751 | ||
752 | MODULE_DEVICE_TABLE(pci, it821x_pci_tbl); | |
753 | ||
754 | static struct pci_driver driver = { | |
755 | .name = "ITE821x IDE", | |
756 | .id_table = it821x_pci_tbl, | |
757 | .probe = it821x_init_one, | |
758 | }; | |
759 | ||
760 | static int __init it821x_ide_init(void) | |
761 | { | |
762 | return ide_pci_register_driver(&driver); | |
763 | } | |
764 | ||
765 | module_init(it821x_ide_init); | |
766 | ||
767 | module_param_named(noraid, it8212_noraid, int, S_IRUGO); | |
768 | MODULE_PARM_DESC(it8212_noraid, "Force card into bypass mode"); | |
769 | ||
770 | MODULE_AUTHOR("Alan Cox"); | |
771 | MODULE_DESCRIPTION("PCI driver module for the ITE 821x"); | |
772 | MODULE_LICENSE("GPL"); |