]>
Commit | Line | Data |
---|---|---|
da9091ee AC |
1 | |
2 | /* | |
52374f89 | 3 | * linux/drivers/ide/pci/it821x.c Version 0.16 Jul 3 2007 |
da9091ee AC |
4 | * |
5 | * Copyright (C) 2004 Red Hat <alan@redhat.com> | |
0e9b4e53 | 6 | * Copyright (C) 2007 Bartlomiej Zolnierkiewicz |
da9091ee AC |
7 | * |
8 | * May be copied or modified under the terms of the GNU General Public License | |
9 | * Based in part on the ITE vendor provided SCSI driver. | |
10 | * | |
11 | * Documentation available from | |
12 | * http://www.ite.com.tw/pc/IT8212F_V04.pdf | |
13 | * Some other documents are NDA. | |
14 | * | |
15 | * The ITE8212 isn't exactly a standard IDE controller. It has two | |
16 | * modes. In pass through mode then it is an IDE controller. In its smart | |
17 | * mode its actually quite a capable hardware raid controller disguised | |
18 | * as an IDE controller. Smart mode only understands DMA read/write and | |
19 | * identify, none of the fancier commands apply. The IT8211 is identical | |
20 | * in other respects but lacks the raid mode. | |
21 | * | |
22 | * Errata: | |
23 | * o Rev 0x10 also requires master/slave hold the same DMA timings and | |
24 | * cannot do ATAPI MWDMA. | |
25 | * o The identify data for raid volumes lacks CHS info (technically ok) | |
26 | * but also fails to set the LBA28 and other bits. We fix these in | |
27 | * the IDE probe quirk code. | |
28 | * o If you write LBA48 sized I/O's (ie > 256 sector) in smart mode | |
29 | * raid then the controller firmware dies | |
30 | * o Smart mode without RAID doesn't clear all the necessary identify | |
31 | * bits to reduce the command set to the one used | |
32 | * | |
33 | * This has a few impacts on the driver | |
34 | * - In pass through mode we do all the work you would expect | |
35 | * - In smart mode the clocking set up is done by the controller generally | |
36 | * but we must watch the other limits and filter. | |
37 | * - There are a few extra vendor commands that actually talk to the | |
38 | * controller but only work PIO with no IRQ. | |
39 | * | |
40 | * Vendor areas of the identify block in smart mode are used for the | |
41 | * timing and policy set up. Each HDD in raid mode also has a serial | |
42 | * block on the disk. The hardware extra commands are get/set chip status, | |
43 | * rebuild, get rebuild status. | |
44 | * | |
45 | * In Linux the driver supports pass through mode as if the device was | |
46 | * just another IDE controller. If the smart mode is running then | |
47 | * volumes are managed by the controller firmware and each IDE "disk" | |
48 | * is a raid volume. Even more cute - the controller can do automated | |
49 | * hotplug and rebuild. | |
50 | * | |
51 | * The pass through controller itself is a little demented. It has a | |
52 | * flaw that it has a single set of PIO/MWDMA timings per channel so | |
53 | * non UDMA devices restrict each others performance. It also has a | |
54 | * single clock source per channel so mixed UDMA100/133 performance | |
55 | * isn't perfect and we have to pick a clock. Thankfully none of this | |
56 | * matters in smart mode. ATAPI DMA is not currently supported. | |
57 | * | |
58 | * It seems the smart mode is a win for RAID1/RAID10 but otherwise not. | |
59 | * | |
60 | * TODO | |
61 | * - ATAPI UDMA is ok but not MWDMA it seems | |
62 | * - RAID configuration ioctls | |
63 | * - Move to libata once it grows up | |
64 | */ | |
65 | ||
da9091ee AC |
66 | #include <linux/types.h> |
67 | #include <linux/module.h> | |
68 | #include <linux/pci.h> | |
69 | #include <linux/delay.h> | |
70 | #include <linux/hdreg.h> | |
71 | #include <linux/ide.h> | |
72 | #include <linux/init.h> | |
73 | ||
74 | #include <asm/io.h> | |
75 | ||
76 | struct it821x_dev | |
77 | { | |
78 | unsigned int smart:1, /* Are we in smart raid mode */ | |
79 | timing10:1; /* Rev 0x10 */ | |
80 | u8 clock_mode; /* 0, ATA_50 or ATA_66 */ | |
81 | u8 want[2][2]; /* Mode/Pri log for master slave */ | |
82 | /* We need these for switching the clock when DMA goes on/off | |
83 | The high byte is the 66Mhz timing */ | |
84 | u16 pio[2]; /* Cached PIO values */ | |
85 | u16 mwdma[2]; /* Cached MWDMA values */ | |
86 | u16 udma[2]; /* Cached UDMA values (per drive) */ | |
87 | }; | |
88 | ||
89 | #define ATA_66 0 | |
90 | #define ATA_50 1 | |
91 | #define ATA_ANY 2 | |
92 | ||
93 | #define UDMA_OFF 0 | |
94 | #define MWDMA_OFF 0 | |
95 | ||
96 | /* | |
97 | * We allow users to force the card into non raid mode without | |
98 | * flashing the alternative BIOS. This is also neccessary right now | |
99 | * for embedded platforms that cannot run a PC BIOS but are using this | |
100 | * device. | |
101 | */ | |
102 | ||
103 | static int it8212_noraid; | |
104 | ||
105 | /** | |
106 | * it821x_program - program the PIO/MWDMA registers | |
107 | * @drive: drive to tune | |
0e9b4e53 | 108 | * @timing: timing info |
da9091ee AC |
109 | * |
110 | * Program the PIO/MWDMA timing for this channel according to the | |
111 | * current clock. | |
112 | */ | |
113 | ||
114 | static void it821x_program(ide_drive_t *drive, u16 timing) | |
115 | { | |
116 | ide_hwif_t *hwif = drive->hwif; | |
117 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
118 | int channel = hwif->channel; | |
119 | u8 conf; | |
120 | ||
121 | /* Program PIO/MWDMA timing bits */ | |
122 | if(itdev->clock_mode == ATA_66) | |
123 | conf = timing >> 8; | |
124 | else | |
125 | conf = timing & 0xFF; | |
126 | pci_write_config_byte(hwif->pci_dev, 0x54 + 4 * channel, conf); | |
127 | } | |
128 | ||
129 | /** | |
130 | * it821x_program_udma - program the UDMA registers | |
131 | * @drive: drive to tune | |
0e9b4e53 | 132 | * @timing: timing info |
da9091ee AC |
133 | * |
134 | * Program the UDMA timing for this drive according to the | |
135 | * current clock. | |
136 | */ | |
137 | ||
138 | static void it821x_program_udma(ide_drive_t *drive, u16 timing) | |
139 | { | |
140 | ide_hwif_t *hwif = drive->hwif; | |
141 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
142 | int channel = hwif->channel; | |
143 | int unit = drive->select.b.unit; | |
144 | u8 conf; | |
145 | ||
146 | /* Program UDMA timing bits */ | |
147 | if(itdev->clock_mode == ATA_66) | |
148 | conf = timing >> 8; | |
149 | else | |
150 | conf = timing & 0xFF; | |
151 | if(itdev->timing10 == 0) | |
152 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel + unit, conf); | |
153 | else { | |
154 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel, conf); | |
155 | pci_write_config_byte(hwif->pci_dev, 0x56 + 4 * channel + 1, conf); | |
156 | } | |
157 | } | |
158 | ||
da9091ee AC |
159 | /** |
160 | * it821x_clock_strategy | |
0e9b4e53 | 161 | * @drive: drive to set up |
da9091ee AC |
162 | * |
163 | * Select between the 50 and 66Mhz base clocks to get the best | |
164 | * results for this interface. | |
165 | */ | |
166 | ||
167 | static void it821x_clock_strategy(ide_drive_t *drive) | |
168 | { | |
169 | ide_hwif_t *hwif = drive->hwif; | |
170 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
171 | ||
172 | u8 unit = drive->select.b.unit; | |
173 | ide_drive_t *pair = &hwif->drives[1-unit]; | |
174 | ||
175 | int clock, altclock; | |
176 | u8 v; | |
177 | int sel = 0; | |
178 | ||
179 | if(itdev->want[0][0] > itdev->want[1][0]) { | |
180 | clock = itdev->want[0][1]; | |
181 | altclock = itdev->want[1][1]; | |
182 | } else { | |
183 | clock = itdev->want[1][1]; | |
184 | altclock = itdev->want[0][1]; | |
185 | } | |
186 | ||
0e9b4e53 BZ |
187 | /* |
188 | * if both clocks can be used for the mode with the higher priority | |
189 | * use the clock needed by the mode with the lower priority | |
190 | */ | |
191 | if (clock == ATA_ANY) | |
da9091ee AC |
192 | clock = altclock; |
193 | ||
194 | /* Nobody cares - keep the same clock */ | |
195 | if(clock == ATA_ANY) | |
196 | return; | |
197 | /* No change */ | |
198 | if(clock == itdev->clock_mode) | |
199 | return; | |
200 | ||
201 | /* Load this into the controller ? */ | |
202 | if(clock == ATA_66) | |
203 | itdev->clock_mode = ATA_66; | |
204 | else { | |
205 | itdev->clock_mode = ATA_50; | |
206 | sel = 1; | |
207 | } | |
208 | pci_read_config_byte(hwif->pci_dev, 0x50, &v); | |
209 | v &= ~(1 << (1 + hwif->channel)); | |
210 | v |= sel << (1 + hwif->channel); | |
211 | pci_write_config_byte(hwif->pci_dev, 0x50, v); | |
212 | ||
213 | /* | |
214 | * Reprogram the UDMA/PIO of the pair drive for the switch | |
215 | * MWDMA will be dealt with by the dma switcher | |
216 | */ | |
217 | if(pair && itdev->udma[1-unit] != UDMA_OFF) { | |
218 | it821x_program_udma(pair, itdev->udma[1-unit]); | |
219 | it821x_program(pair, itdev->pio[1-unit]); | |
220 | } | |
221 | /* | |
222 | * Reprogram the UDMA/PIO of our drive for the switch. | |
223 | * MWDMA will be dealt with by the dma switcher | |
224 | */ | |
225 | if(itdev->udma[unit] != UDMA_OFF) { | |
226 | it821x_program_udma(drive, itdev->udma[unit]); | |
227 | it821x_program(drive, itdev->pio[unit]); | |
228 | } | |
229 | } | |
230 | ||
da9091ee | 231 | /** |
88b2b32b BZ |
232 | * it821x_set_pio_mode - set host controller for PIO mode |
233 | * @drive: drive | |
234 | * @pio: PIO mode number | |
da9091ee | 235 | * |
88b2b32b BZ |
236 | * Tune the host to the desired PIO mode taking into the consideration |
237 | * the maximum PIO mode supported by the other device on the cable. | |
da9091ee AC |
238 | */ |
239 | ||
88b2b32b | 240 | static void it821x_set_pio_mode(ide_drive_t *drive, const u8 pio) |
da9091ee AC |
241 | { |
242 | ide_hwif_t *hwif = drive->hwif; | |
243 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
244 | int unit = drive->select.b.unit; | |
0e9b4e53 | 245 | ide_drive_t *pair = &hwif->drives[1 - unit]; |
88b2b32b | 246 | u8 set_pio = pio; |
da9091ee AC |
247 | |
248 | /* Spec says 89 ref driver uses 88 */ | |
88b2b32b | 249 | static u16 pio_timings[]= { 0xAA88, 0xA382, 0xA181, 0x3332, 0x3121 }; |
da9091ee AC |
250 | static u8 pio_want[] = { ATA_66, ATA_66, ATA_66, ATA_66, ATA_ANY }; |
251 | ||
0e9b4e53 BZ |
252 | /* |
253 | * Compute the best PIO mode we can for a given device. We must | |
254 | * pick a speed that does not cause problems with the other device | |
255 | * on the cable. | |
256 | */ | |
257 | if (pair) { | |
2134758d | 258 | u8 pair_pio = ide_get_best_pio_mode(pair, 255, 4); |
0e9b4e53 BZ |
259 | /* trim PIO to the slowest of the master/slave */ |
260 | if (pair_pio < set_pio) | |
261 | set_pio = pair_pio; | |
262 | } | |
263 | ||
da9091ee | 264 | /* We prefer 66Mhz clock for PIO 0-3, don't care for PIO4 */ |
0e9b4e53 | 265 | itdev->want[unit][1] = pio_want[set_pio]; |
da9091ee | 266 | itdev->want[unit][0] = 1; /* PIO is lowest priority */ |
88b2b32b | 267 | itdev->pio[unit] = pio_timings[set_pio]; |
da9091ee AC |
268 | it821x_clock_strategy(drive); |
269 | it821x_program(drive, itdev->pio[unit]); | |
270 | } | |
271 | ||
272 | /** | |
273 | * it821x_tune_mwdma - tune a channel for MWDMA | |
274 | * @drive: drive to set up | |
275 | * @mode_wanted: the target operating mode | |
276 | * | |
277 | * Load the timing settings for this device mode into the | |
278 | * controller when doing MWDMA in pass through mode. The caller | |
279 | * must manage the whole lack of per device MWDMA/PIO timings and | |
280 | * the shared MWDMA/PIO timing register. | |
281 | */ | |
282 | ||
283 | static void it821x_tune_mwdma (ide_drive_t *drive, byte mode_wanted) | |
284 | { | |
285 | ide_hwif_t *hwif = drive->hwif; | |
286 | struct it821x_dev *itdev = (void *)ide_get_hwifdata(hwif); | |
287 | int unit = drive->select.b.unit; | |
288 | int channel = hwif->channel; | |
289 | u8 conf; | |
290 | ||
291 | static u16 dma[] = { 0x8866, 0x3222, 0x3121 }; | |
292 | static u8 mwdma_want[] = { ATA_ANY, ATA_66, ATA_ANY }; | |
293 | ||
294 | itdev->want[unit][1] = mwdma_want[mode_wanted]; | |
295 | itdev->want[unit][0] = 2; /* MWDMA is low priority */ | |
296 | itdev->mwdma[unit] = dma[mode_wanted]; | |
297 | itdev->udma[unit] = UDMA_OFF; | |
298 | ||
299 | /* UDMA bits off - Revision 0x10 do them in pairs */ | |
300 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); | |
301 | if(itdev->timing10) | |
302 | conf |= channel ? 0x60: 0x18; | |
303 | else | |
304 | conf |= 1 << (3 + 2 * channel + unit); | |
305 | pci_write_config_byte(hwif->pci_dev, 0x50, conf); | |
306 | ||
307 | it821x_clock_strategy(drive); | |
308 | /* FIXME: do we need to program this ? */ | |
309 | /* it821x_program(drive, itdev->mwdma[unit]); */ | |
310 | } | |
311 | ||
312 | /** | |
313 | * it821x_tune_udma - tune a channel for UDMA | |
314 | * @drive: drive to set up | |
315 | * @mode_wanted: the target operating mode | |
316 | * | |
317 | * Load the timing settings for this device mode into the | |
318 | * controller when doing UDMA modes in pass through. | |
319 | */ | |
320 | ||
321 | static void it821x_tune_udma (ide_drive_t *drive, byte mode_wanted) | |
322 | { | |
323 | ide_hwif_t *hwif = drive->hwif; | |
324 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
325 | int unit = drive->select.b.unit; | |
326 | int channel = hwif->channel; | |
327 | u8 conf; | |
328 | ||
329 | static u16 udma[] = { 0x4433, 0x4231, 0x3121, 0x2121, 0x1111, 0x2211, 0x1111 }; | |
330 | static u8 udma_want[] = { ATA_ANY, ATA_50, ATA_ANY, ATA_66, ATA_66, ATA_50, ATA_66 }; | |
331 | ||
332 | itdev->want[unit][1] = udma_want[mode_wanted]; | |
333 | itdev->want[unit][0] = 3; /* UDMA is high priority */ | |
334 | itdev->mwdma[unit] = MWDMA_OFF; | |
335 | itdev->udma[unit] = udma[mode_wanted]; | |
336 | if(mode_wanted >= 5) | |
337 | itdev->udma[unit] |= 0x8080; /* UDMA 5/6 select on */ | |
338 | ||
339 | /* UDMA on. Again revision 0x10 must do the pair */ | |
340 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); | |
341 | if(itdev->timing10) | |
342 | conf &= channel ? 0x9F: 0xE7; | |
343 | else | |
344 | conf &= ~ (1 << (3 + 2 * channel + unit)); | |
345 | pci_write_config_byte(hwif->pci_dev, 0x50, conf); | |
346 | ||
347 | it821x_clock_strategy(drive); | |
348 | it821x_program_udma(drive, itdev->udma[unit]); | |
349 | ||
350 | } | |
351 | ||
da9091ee AC |
352 | /** |
353 | * it821x_dma_read - DMA hook | |
354 | * @drive: drive for DMA | |
355 | * | |
356 | * The IT821x has a single timing register for MWDMA and for PIO | |
357 | * operations. As we flip back and forth we have to reload the | |
358 | * clock. In addition the rev 0x10 device only works if the same | |
359 | * timing value is loaded into the master and slave UDMA clock | |
360 | * so we must also reload that. | |
361 | * | |
362 | * FIXME: we could figure out in advance if we need to do reloads | |
363 | */ | |
364 | ||
365 | static void it821x_dma_start(ide_drive_t *drive) | |
366 | { | |
367 | ide_hwif_t *hwif = drive->hwif; | |
368 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
369 | int unit = drive->select.b.unit; | |
370 | if(itdev->mwdma[unit] != MWDMA_OFF) | |
371 | it821x_program(drive, itdev->mwdma[unit]); | |
372 | else if(itdev->udma[unit] != UDMA_OFF && itdev->timing10) | |
373 | it821x_program_udma(drive, itdev->udma[unit]); | |
374 | ide_dma_start(drive); | |
375 | } | |
376 | ||
377 | /** | |
378 | * it821x_dma_write - DMA hook | |
379 | * @drive: drive for DMA stop | |
380 | * | |
381 | * The IT821x has a single timing register for MWDMA and for PIO | |
382 | * operations. As we flip back and forth we have to reload the | |
383 | * clock. | |
384 | */ | |
385 | ||
386 | static int it821x_dma_end(ide_drive_t *drive) | |
387 | { | |
388 | ide_hwif_t *hwif = drive->hwif; | |
389 | int unit = drive->select.b.unit; | |
390 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
391 | int ret = __ide_dma_end(drive); | |
392 | if(itdev->mwdma[unit] != MWDMA_OFF) | |
393 | it821x_program(drive, itdev->pio[unit]); | |
394 | return ret; | |
395 | } | |
396 | ||
da9091ee | 397 | /** |
88b2b32b BZ |
398 | * it821x_set_dma_mode - set host controller for DMA mode |
399 | * @drive: drive | |
400 | * @speed: DMA mode | |
da9091ee | 401 | * |
88b2b32b | 402 | * Tune the ITE chipset for the desired DMA mode. |
da9091ee AC |
403 | */ |
404 | ||
88b2b32b | 405 | static void it821x_set_dma_mode(ide_drive_t *drive, const u8 speed) |
da9091ee | 406 | { |
88b2b32b BZ |
407 | /* |
408 | * MWDMA tuning is really hard because our MWDMA and PIO | |
409 | * timings are kept in the same place. We can switch in the | |
410 | * host dma on/off callbacks. | |
411 | */ | |
412 | if (speed >= XFER_UDMA_0 && speed <= XFER_UDMA_6) | |
413 | it821x_tune_udma(drive, speed - XFER_UDMA_0); | |
414 | else if (speed >= XFER_MW_DMA_0 && speed <= XFER_MW_DMA_2) | |
415 | it821x_tune_mwdma(drive, speed - XFER_MW_DMA_0); | |
da9091ee AC |
416 | } |
417 | ||
da9091ee AC |
418 | /** |
419 | * it821x_configure_drive_for_dma - set up for DMA transfers | |
420 | * @drive: drive we are going to set up | |
421 | * | |
422 | * Set up the drive for DMA, tune the controller and drive as | |
423 | * required. If the drive isn't suitable for DMA or we hit | |
424 | * other problems then we will drop down to PIO and set up | |
425 | * PIO appropriately | |
426 | */ | |
427 | ||
428 | static int it821x_config_drive_for_dma (ide_drive_t *drive) | |
429 | { | |
bd203b57 | 430 | if (ide_tune_dma(drive)) |
3608b5d7 | 431 | return 0; |
da9091ee | 432 | |
26bcb879 | 433 | ide_set_max_pio(drive); |
3608b5d7 BZ |
434 | |
435 | return -1; | |
da9091ee AC |
436 | } |
437 | ||
438 | /** | |
439 | * ata66_it821x - check for 80 pin cable | |
440 | * @hwif: interface to check | |
441 | * | |
442 | * Check for the presence of an ATA66 capable cable on the | |
443 | * interface. Problematic as it seems some cards don't have | |
444 | * the needed logic onboard. | |
445 | */ | |
446 | ||
49521f97 | 447 | static u8 __devinit ata66_it821x(ide_hwif_t *hwif) |
da9091ee AC |
448 | { |
449 | /* The reference driver also only does disk side */ | |
49521f97 | 450 | return ATA_CBL_PATA80; |
da9091ee AC |
451 | } |
452 | ||
453 | /** | |
454 | * it821x_fixup - post init callback | |
455 | * @hwif: interface | |
456 | * | |
457 | * This callback is run after the drives have been probed but | |
458 | * before anything gets attached. It allows drivers to do any | |
459 | * final tuning that is needed, or fixups to work around bugs. | |
460 | */ | |
461 | ||
462 | static void __devinit it821x_fixups(ide_hwif_t *hwif) | |
463 | { | |
464 | struct it821x_dev *itdev = ide_get_hwifdata(hwif); | |
465 | int i; | |
466 | ||
467 | if(!itdev->smart) { | |
468 | /* | |
469 | * If we are in pass through mode then not much | |
470 | * needs to be done, but we do bother to clear the | |
471 | * IRQ mask as we may well be in PIO (eg rev 0x10) | |
472 | * for now and we know unmasking is safe on this chipset. | |
473 | */ | |
474 | for (i = 0; i < 2; i++) { | |
475 | ide_drive_t *drive = &hwif->drives[i]; | |
476 | if(drive->present) | |
477 | drive->unmask = 1; | |
478 | } | |
479 | return; | |
480 | } | |
481 | /* | |
482 | * Perform fixups on smart mode. We need to "lose" some | |
483 | * capabilities the firmware lacks but does not filter, and | |
484 | * also patch up some capability bits that it forgets to set | |
485 | * in RAID mode. | |
486 | */ | |
487 | ||
488 | for(i = 0; i < 2; i++) { | |
489 | ide_drive_t *drive = &hwif->drives[i]; | |
490 | struct hd_driveid *id; | |
491 | u16 *idbits; | |
492 | ||
493 | if(!drive->present) | |
494 | continue; | |
495 | id = drive->id; | |
496 | idbits = (u16 *)drive->id; | |
497 | ||
498 | /* Check for RAID v native */ | |
499 | if(strstr(id->model, "Integrated Technology Express")) { | |
500 | /* In raid mode the ident block is slightly buggy | |
501 | We need to set the bits so that the IDE layer knows | |
502 | LBA28. LBA48 and DMA ar valid */ | |
503 | id->capability |= 3; /* LBA28, DMA */ | |
504 | id->command_set_2 |= 0x0400; /* LBA48 valid */ | |
505 | id->cfs_enable_2 |= 0x0400; /* LBA48 on */ | |
506 | /* Reporting logic */ | |
507 | printk(KERN_INFO "%s: IT8212 %sRAID %d volume", | |
508 | drive->name, | |
509 | idbits[147] ? "Bootable ":"", | |
510 | idbits[129]); | |
511 | if(idbits[129] != 1) | |
512 | printk("(%dK stripe)", idbits[146]); | |
513 | printk(".\n"); | |
da9091ee AC |
514 | } else { |
515 | /* Non RAID volume. Fixups to stop the core code | |
516 | doing unsupported things */ | |
0380dad4 | 517 | id->field_valid &= 3; |
da9091ee AC |
518 | id->queue_depth = 0; |
519 | id->command_set_1 = 0; | |
520 | id->command_set_2 &= 0xC400; | |
521 | id->cfsse &= 0xC000; | |
522 | id->cfs_enable_1 = 0; | |
523 | id->cfs_enable_2 &= 0xC400; | |
524 | id->csf_default &= 0xC000; | |
525 | id->word127 = 0; | |
526 | id->dlf = 0; | |
527 | id->csfo = 0; | |
528 | id->cfa_power = 0; | |
529 | printk(KERN_INFO "%s: Performing identify fixups.\n", | |
530 | drive->name); | |
531 | } | |
0380dad4 BZ |
532 | |
533 | /* | |
534 | * Set MWDMA0 mode as enabled/support - just to tell | |
535 | * IDE core that DMA is supported (it821x hardware | |
536 | * takes care of DMA mode programming). | |
537 | */ | |
538 | if (id->capability & 1) { | |
539 | id->dma_mword |= 0x0101; | |
540 | drive->current_speed = XFER_MW_DMA_0; | |
541 | } | |
da9091ee AC |
542 | } |
543 | ||
544 | } | |
545 | ||
546 | /** | |
547 | * init_hwif_it821x - set up hwif structs | |
548 | * @hwif: interface to set up | |
549 | * | |
550 | * We do the basic set up of the interface structure. The IT8212 | |
551 | * requires several custom handlers so we override the default | |
552 | * ide DMA handlers appropriately | |
553 | */ | |
554 | ||
555 | static void __devinit init_hwif_it821x(ide_hwif_t *hwif) | |
556 | { | |
f5e3c2fa | 557 | struct it821x_dev *idev = kzalloc(sizeof(struct it821x_dev), GFP_KERNEL); |
da9091ee AC |
558 | u8 conf; |
559 | ||
560 | if(idev == NULL) { | |
561 | printk(KERN_ERR "it821x: out of memory, falling back to legacy behaviour.\n"); | |
562 | goto fallback; | |
563 | } | |
da9091ee AC |
564 | ide_set_hwifdata(hwif, idev); |
565 | ||
faab17ba AC |
566 | hwif->atapi_dma = 1; |
567 | ||
da9091ee AC |
568 | pci_read_config_byte(hwif->pci_dev, 0x50, &conf); |
569 | if(conf & 1) { | |
570 | idev->smart = 1; | |
571 | hwif->atapi_dma = 0; | |
572 | /* Long I/O's although allowed in LBA48 space cause the | |
573 | onboard firmware to enter the twighlight zone */ | |
574 | hwif->rqsize = 256; | |
575 | } | |
576 | ||
577 | /* Pull the current clocks from 0x50 also */ | |
578 | if (conf & (1 << (1 + hwif->channel))) | |
579 | idev->clock_mode = ATA_50; | |
580 | else | |
581 | idev->clock_mode = ATA_66; | |
582 | ||
583 | idev->want[0][1] = ATA_ANY; | |
584 | idev->want[1][1] = ATA_ANY; | |
585 | ||
586 | /* | |
587 | * Not in the docs but according to the reference driver | |
588 | * this is neccessary. | |
589 | */ | |
590 | ||
591 | pci_read_config_byte(hwif->pci_dev, 0x08, &conf); | |
592 | if(conf == 0x10) { | |
593 | idev->timing10 = 1; | |
594 | hwif->atapi_dma = 0; | |
595 | if(!idev->smart) | |
596 | printk(KERN_WARNING "it821x: Revision 0x10, workarounds activated.\n"); | |
597 | } | |
598 | ||
88b2b32b BZ |
599 | if (idev->smart == 0) { |
600 | hwif->set_pio_mode = &it821x_set_pio_mode; | |
601 | hwif->set_dma_mode = &it821x_set_dma_mode; | |
da9091ee | 602 | |
88b2b32b | 603 | /* MWDMA/PIO clock switching for pass through mode */ |
da9091ee AC |
604 | hwif->dma_start = &it821x_dma_start; |
605 | hwif->ide_dma_end = &it821x_dma_end; | |
88b2b32b BZ |
606 | } else |
607 | hwif->host_flags |= IDE_HFLAG_NO_SET_MODE; | |
da9091ee AC |
608 | |
609 | hwif->drives[0].autotune = 1; | |
610 | hwif->drives[1].autotune = 1; | |
611 | ||
612 | if (!hwif->dma_base) | |
613 | goto fallback; | |
614 | ||
615 | hwif->ultra_mask = 0x7f; | |
616 | hwif->mwdma_mask = 0x07; | |
da9091ee AC |
617 | |
618 | hwif->ide_dma_check = &it821x_config_drive_for_dma; | |
49521f97 BZ |
619 | |
620 | if (hwif->cbl != ATA_CBL_PATA40_SHORT) | |
621 | hwif->cbl = ata66_it821x(hwif); | |
da9091ee AC |
622 | |
623 | /* | |
624 | * The BIOS often doesn't set up DMA on this controller | |
625 | * so we always do it. | |
626 | */ | |
627 | ||
628 | hwif->autodma = 1; | |
629 | hwif->drives[0].autodma = hwif->autodma; | |
630 | hwif->drives[1].autodma = hwif->autodma; | |
631 | return; | |
632 | fallback: | |
633 | hwif->autodma = 0; | |
634 | return; | |
635 | } | |
636 | ||
637 | static void __devinit it8212_disable_raid(struct pci_dev *dev) | |
638 | { | |
639 | /* Reset local CPU, and set BIOS not ready */ | |
640 | pci_write_config_byte(dev, 0x5E, 0x01); | |
641 | ||
642 | /* Set to bypass mode, and reset PCI bus */ | |
643 | pci_write_config_byte(dev, 0x50, 0x00); | |
644 | pci_write_config_word(dev, PCI_COMMAND, | |
645 | PCI_COMMAND_PARITY | PCI_COMMAND_IO | | |
646 | PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER); | |
647 | pci_write_config_word(dev, 0x40, 0xA0F3); | |
648 | ||
649 | pci_write_config_dword(dev,0x4C, 0x02040204); | |
650 | pci_write_config_byte(dev, 0x42, 0x36); | |
0c866b51 | 651 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x20); |
da9091ee AC |
652 | } |
653 | ||
654 | static unsigned int __devinit init_chipset_it821x(struct pci_dev *dev, const char *name) | |
655 | { | |
656 | u8 conf; | |
657 | static char *mode[2] = { "pass through", "smart" }; | |
658 | ||
659 | /* Force the card into bypass mode if so requested */ | |
660 | if (it8212_noraid) { | |
661 | printk(KERN_INFO "it8212: forcing bypass mode.\n"); | |
662 | it8212_disable_raid(dev); | |
663 | } | |
664 | pci_read_config_byte(dev, 0x50, &conf); | |
665 | printk(KERN_INFO "it821x: controller in %s mode.\n", mode[conf & 1]); | |
666 | return 0; | |
667 | } | |
668 | ||
669 | ||
670 | #define DECLARE_ITE_DEV(name_str) \ | |
671 | { \ | |
672 | .name = name_str, \ | |
673 | .init_chipset = init_chipset_it821x, \ | |
674 | .init_hwif = init_hwif_it821x, \ | |
da9091ee AC |
675 | .autodma = AUTODMA, \ |
676 | .bootable = ON_BOARD, \ | |
4099d143 BZ |
677 | .fixup = it821x_fixups, \ |
678 | .pio_mask = ATA_PIO4, \ | |
da9091ee AC |
679 | } |
680 | ||
681 | static ide_pci_device_t it821x_chipsets[] __devinitdata = { | |
682 | /* 0 */ DECLARE_ITE_DEV("IT8212"), | |
683 | }; | |
684 | ||
685 | /** | |
686 | * it821x_init_one - pci layer discovery entry | |
687 | * @dev: PCI device | |
688 | * @id: ident table entry | |
689 | * | |
690 | * Called by the PCI code when it finds an ITE821x controller. | |
691 | * We then use the IDE PCI generic helper to do most of the work. | |
692 | */ | |
693 | ||
694 | static int __devinit it821x_init_one(struct pci_dev *dev, const struct pci_device_id *id) | |
695 | { | |
696 | ide_setup_pci_device(dev, &it821x_chipsets[id->driver_data]); | |
697 | return 0; | |
698 | } | |
699 | ||
700 | static struct pci_device_id it821x_pci_tbl[] = { | |
701 | { PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8211, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0}, | |
702 | { PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8212, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0}, | |
703 | { 0, }, | |
704 | }; | |
705 | ||
706 | MODULE_DEVICE_TABLE(pci, it821x_pci_tbl); | |
707 | ||
708 | static struct pci_driver driver = { | |
709 | .name = "ITE821x IDE", | |
710 | .id_table = it821x_pci_tbl, | |
711 | .probe = it821x_init_one, | |
712 | }; | |
713 | ||
714 | static int __init it821x_ide_init(void) | |
715 | { | |
716 | return ide_pci_register_driver(&driver); | |
717 | } | |
718 | ||
719 | module_init(it821x_ide_init); | |
720 | ||
721 | module_param_named(noraid, it8212_noraid, int, S_IRUGO); | |
722 | MODULE_PARM_DESC(it8212_noraid, "Force card into bypass mode"); | |
723 | ||
724 | MODULE_AUTHOR("Alan Cox"); | |
725 | MODULE_DESCRIPTION("PCI driver module for the ITE 821x"); | |
726 | MODULE_LICENSE("GPL"); |