]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
8ac98ce1 | 2 | * linux/drivers/ide/pci/siimage.c Version 1.19 Nov 16 2007 |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org> | |
5 | * Copyright (C) 2003 Red Hat <alan@redhat.com> | |
075cb655 | 6 | * Copyright (C) 2007 MontaVista Software, Inc. |
328dcbb6 | 7 | * Copyright (C) 2007 Bartlomiej Zolnierkiewicz |
1da177e4 LT |
8 | * |
9 | * May be copied or modified under the terms of the GNU General Public License | |
10 | * | |
bf4c796d JG |
11 | * Documentation for CMD680: |
12 | * http://gkernel.sourceforge.net/specs/sii/sii-0680a-v1.31.pdf.bz2 | |
13 | * | |
14 | * Documentation for SiI 3112: | |
15 | * http://gkernel.sourceforge.net/specs/sii/3112A_SiI-DS-0095-B2.pdf.bz2 | |
16 | * | |
17 | * Errata and other documentation only available under NDA. | |
1da177e4 LT |
18 | * |
19 | * | |
20 | * FAQ Items: | |
21 | * If you are using Marvell SATA-IDE adapters with Maxtor drives | |
22 | * ensure the system is set up for ATA100/UDMA5 not UDMA6. | |
23 | * | |
24 | * If you are using WD drives with SATA bridges you must set the | |
25 | * drive to "Single". "Master" will hang | |
26 | * | |
27 | * If you have strange problems with nVidia chipset systems please | |
28 | * see the SI support documentation and update your system BIOS | |
3a4fa0a2 | 29 | * if necessary |
8693d3e4 AC |
30 | * |
31 | * The Dell DRAC4 has some interesting features including effectively hot | |
32 | * unplugging/replugging the virtual CD interface when the DRAC is reset. | |
33 | * This often causes drivers/ide/siimage to panic but is ok with the rather | |
34 | * smarter code in libata. | |
328dcbb6 BZ |
35 | * |
36 | * TODO: | |
37 | * - IORDY fixes | |
38 | * - VDMA support | |
1da177e4 LT |
39 | */ |
40 | ||
1da177e4 LT |
41 | #include <linux/types.h> |
42 | #include <linux/module.h> | |
43 | #include <linux/pci.h> | |
44 | #include <linux/delay.h> | |
45 | #include <linux/hdreg.h> | |
46 | #include <linux/ide.h> | |
47 | #include <linux/init.h> | |
48 | ||
49 | #include <asm/io.h> | |
50 | ||
1da177e4 LT |
51 | /** |
52 | * pdev_is_sata - check if device is SATA | |
53 | * @pdev: PCI device to check | |
54 | * | |
55 | * Returns true if this is a SATA controller | |
56 | */ | |
57 | ||
58 | static int pdev_is_sata(struct pci_dev *pdev) | |
59 | { | |
438c4702 BZ |
60 | #ifdef CONFIG_BLK_DEV_IDE_SATA |
61 | switch(pdev->device) { | |
1da177e4 LT |
62 | case PCI_DEVICE_ID_SII_3112: |
63 | case PCI_DEVICE_ID_SII_1210SA: | |
64 | return 1; | |
65 | case PCI_DEVICE_ID_SII_680: | |
66 | return 0; | |
67 | } | |
68 | BUG(); | |
438c4702 | 69 | #endif |
1da177e4 LT |
70 | return 0; |
71 | } | |
438c4702 | 72 | |
1da177e4 LT |
73 | /** |
74 | * is_sata - check if hwif is SATA | |
75 | * @hwif: interface to check | |
76 | * | |
77 | * Returns true if this is a SATA controller | |
78 | */ | |
79 | ||
80 | static inline int is_sata(ide_hwif_t *hwif) | |
81 | { | |
82 | return pdev_is_sata(hwif->pci_dev); | |
83 | } | |
84 | ||
85 | /** | |
86 | * siimage_selreg - return register base | |
87 | * @hwif: interface | |
88 | * @r: config offset | |
89 | * | |
90 | * Turn a config register offset into the right address in either | |
91 | * PCI space or MMIO space to access the control register in question | |
92 | * Thankfully this is a configuration operation so isnt performance | |
93 | * criticial. | |
94 | */ | |
95 | ||
96 | static unsigned long siimage_selreg(ide_hwif_t *hwif, int r) | |
97 | { | |
98 | unsigned long base = (unsigned long)hwif->hwif_data; | |
99 | base += 0xA0 + r; | |
100 | if(hwif->mmio) | |
101 | base += (hwif->channel << 6); | |
102 | else | |
103 | base += (hwif->channel << 4); | |
104 | return base; | |
105 | } | |
106 | ||
107 | /** | |
108 | * siimage_seldev - return register base | |
109 | * @hwif: interface | |
110 | * @r: config offset | |
111 | * | |
112 | * Turn a config register offset into the right address in either | |
113 | * PCI space or MMIO space to access the control register in question | |
114 | * including accounting for the unit shift. | |
115 | */ | |
116 | ||
117 | static inline unsigned long siimage_seldev(ide_drive_t *drive, int r) | |
118 | { | |
119 | ide_hwif_t *hwif = HWIF(drive); | |
120 | unsigned long base = (unsigned long)hwif->hwif_data; | |
121 | base += 0xA0 + r; | |
122 | if(hwif->mmio) | |
123 | base += (hwif->channel << 6); | |
124 | else | |
125 | base += (hwif->channel << 4); | |
126 | base |= drive->select.b.unit << drive->select.b.unit; | |
127 | return base; | |
128 | } | |
129 | ||
130 | /** | |
2d5eaa6d BZ |
131 | * sil_udma_filter - compute UDMA mask |
132 | * @drive: IDE device | |
133 | * | |
134 | * Compute the available UDMA speeds for the device on the interface. | |
1da177e4 | 135 | * |
1da177e4 | 136 | * For the CMD680 this depends on the clocking mode (scsc), for the |
2d5eaa6d | 137 | * SI3112 SATA controller life is a bit simpler. |
1da177e4 | 138 | */ |
2d5eaa6d | 139 | |
438c4702 | 140 | static u8 sil_pata_udma_filter(ide_drive_t *drive) |
1da177e4 | 141 | { |
2d5eaa6d | 142 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 | 143 | unsigned long base = (unsigned long) hwif->hwif_data; |
2d5eaa6d | 144 | u8 mask = 0, scsc = 0; |
1da177e4 LT |
145 | |
146 | if (hwif->mmio) | |
147 | scsc = hwif->INB(base + 0x4A); | |
148 | else | |
149 | pci_read_config_byte(hwif->pci_dev, 0x8A, &scsc); | |
150 | ||
1da177e4 | 151 | if ((scsc & 0x30) == 0x10) /* 133 */ |
438c4702 | 152 | mask = ATA_UDMA6; |
1da177e4 | 153 | else if ((scsc & 0x30) == 0x20) /* 2xPCI */ |
438c4702 | 154 | mask = ATA_UDMA6; |
1da177e4 | 155 | else if ((scsc & 0x30) == 0x00) /* 100 */ |
438c4702 | 156 | mask = ATA_UDMA5; |
1da177e4 LT |
157 | else /* Disabled ? */ |
158 | BUG(); | |
438c4702 | 159 | |
2d5eaa6d | 160 | return mask; |
1da177e4 LT |
161 | } |
162 | ||
438c4702 BZ |
163 | static u8 sil_sata_udma_filter(ide_drive_t *drive) |
164 | { | |
165 | return strstr(drive->id->model, "Maxtor") ? ATA_UDMA5 : ATA_UDMA6; | |
166 | } | |
167 | ||
1da177e4 | 168 | /** |
88b2b32b BZ |
169 | * sil_set_pio_mode - set host controller for PIO mode |
170 | * @drive: drive | |
171 | * @pio: PIO mode number | |
1da177e4 LT |
172 | * |
173 | * Load the timing settings for this device mode into the | |
174 | * controller. If we are in PIO mode 3 or 4 turn on IORDY | |
175 | * monitoring (bit 9). The TF timing is bits 31:16 | |
176 | */ | |
328dcbb6 | 177 | |
88b2b32b | 178 | static void sil_set_pio_mode(ide_drive_t *drive, u8 pio) |
1da177e4 | 179 | { |
328dcbb6 BZ |
180 | const u16 tf_speed[] = { 0x328a, 0x2283, 0x1281, 0x10c3, 0x10c1 }; |
181 | const u16 data_speed[] = { 0x328a, 0x2283, 0x1104, 0x10c3, 0x10c1 }; | |
182 | ||
1da177e4 | 183 | ide_hwif_t *hwif = HWIF(drive); |
a87a87cc | 184 | ide_drive_t *pair = ide_get_paired_drive(drive); |
1da177e4 LT |
185 | u32 speedt = 0; |
186 | u16 speedp = 0; | |
187 | unsigned long addr = siimage_seldev(drive, 0x04); | |
188 | unsigned long tfaddr = siimage_selreg(hwif, 0x02); | |
ffe5415c | 189 | unsigned long base = (unsigned long)hwif->hwif_data; |
328dcbb6 | 190 | u8 tf_pio = pio; |
ffe5415c BZ |
191 | u8 addr_mask = hwif->channel ? (hwif->mmio ? 0xF4 : 0x84) |
192 | : (hwif->mmio ? 0xB4 : 0x80); | |
193 | u8 mode = 0; | |
194 | u8 unit = drive->select.b.unit; | |
328dcbb6 BZ |
195 | |
196 | /* trim *taskfile* PIO to the slowest of the master/slave */ | |
197 | if (pair->present) { | |
2134758d | 198 | u8 pair_pio = ide_get_best_pio_mode(pair, 255, 4); |
328dcbb6 BZ |
199 | |
200 | if (pair_pio < tf_pio) | |
201 | tf_pio = pair_pio; | |
1da177e4 | 202 | } |
075cb655 | 203 | |
328dcbb6 BZ |
204 | /* cheat for now and use the docs */ |
205 | speedp = data_speed[pio]; | |
206 | speedt = tf_speed[tf_pio]; | |
207 | ||
075cb655 SS |
208 | if (hwif->mmio) { |
209 | hwif->OUTW(speedp, addr); | |
210 | hwif->OUTW(speedt, tfaddr); | |
1da177e4 | 211 | /* Now set up IORDY */ |
328dcbb6 | 212 | if (pio > 2) |
1da177e4 LT |
213 | hwif->OUTW(hwif->INW(tfaddr-2)|0x200, tfaddr-2); |
214 | else | |
215 | hwif->OUTW(hwif->INW(tfaddr-2)&~0x200, tfaddr-2); | |
ffe5415c BZ |
216 | |
217 | mode = hwif->INB(base + addr_mask); | |
218 | mode &= ~(unit ? 0x30 : 0x03); | |
219 | mode |= (unit ? 0x10 : 0x01); | |
220 | hwif->OUTB(mode, base + addr_mask); | |
075cb655 | 221 | } else { |
1da177e4 LT |
222 | pci_write_config_word(hwif->pci_dev, addr, speedp); |
223 | pci_write_config_word(hwif->pci_dev, tfaddr, speedt); | |
224 | pci_read_config_word(hwif->pci_dev, tfaddr-2, &speedp); | |
225 | speedp &= ~0x200; | |
226 | /* Set IORDY for mode 3 or 4 */ | |
328dcbb6 | 227 | if (pio > 2) |
1da177e4 LT |
228 | speedp |= 0x200; |
229 | pci_write_config_word(hwif->pci_dev, tfaddr-2, speedp); | |
ffe5415c BZ |
230 | |
231 | pci_read_config_byte(hwif->pci_dev, addr_mask, &mode); | |
232 | mode &= ~(unit ? 0x30 : 0x03); | |
233 | mode |= (unit ? 0x10 : 0x01); | |
234 | pci_write_config_byte(hwif->pci_dev, addr_mask, mode); | |
1da177e4 LT |
235 | } |
236 | } | |
237 | ||
1da177e4 | 238 | /** |
88b2b32b BZ |
239 | * sil_set_dma_mode - set host controller for DMA mode |
240 | * @drive: drive | |
241 | * @speed: DMA mode | |
1da177e4 | 242 | * |
88b2b32b | 243 | * Tune the SiI chipset for the desired DMA mode. |
1da177e4 | 244 | */ |
f212ff28 | 245 | |
88b2b32b | 246 | static void sil_set_dma_mode(ide_drive_t *drive, const u8 speed) |
1da177e4 LT |
247 | { |
248 | u8 ultra6[] = { 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 }; | |
249 | u8 ultra5[] = { 0x0C, 0x07, 0x05, 0x04, 0x02, 0x01 }; | |
250 | u16 dma[] = { 0x2208, 0x10C2, 0x10C1 }; | |
251 | ||
252 | ide_hwif_t *hwif = HWIF(drive); | |
253 | u16 ultra = 0, multi = 0; | |
254 | u8 mode = 0, unit = drive->select.b.unit; | |
1da177e4 LT |
255 | unsigned long base = (unsigned long)hwif->hwif_data; |
256 | u8 scsc = 0, addr_mask = ((hwif->channel) ? | |
257 | ((hwif->mmio) ? 0xF4 : 0x84) : | |
258 | ((hwif->mmio) ? 0xB4 : 0x80)); | |
259 | ||
260 | unsigned long ma = siimage_seldev(drive, 0x08); | |
261 | unsigned long ua = siimage_seldev(drive, 0x0C); | |
262 | ||
263 | if (hwif->mmio) { | |
264 | scsc = hwif->INB(base + 0x4A); | |
265 | mode = hwif->INB(base + addr_mask); | |
266 | multi = hwif->INW(ma); | |
267 | ultra = hwif->INW(ua); | |
268 | } else { | |
269 | pci_read_config_byte(hwif->pci_dev, 0x8A, &scsc); | |
270 | pci_read_config_byte(hwif->pci_dev, addr_mask, &mode); | |
271 | pci_read_config_word(hwif->pci_dev, ma, &multi); | |
272 | pci_read_config_word(hwif->pci_dev, ua, &ultra); | |
273 | } | |
274 | ||
275 | mode &= ~((unit) ? 0x30 : 0x03); | |
276 | ultra &= ~0x3F; | |
277 | scsc = ((scsc & 0x30) == 0x00) ? 0 : 1; | |
278 | ||
279 | scsc = is_sata(hwif) ? 1 : scsc; | |
280 | ||
4db90a14 BZ |
281 | if (speed >= XFER_UDMA_0) { |
282 | multi = dma[2]; | |
283 | ultra |= (scsc ? ultra6[speed - XFER_UDMA_0] : | |
284 | ultra5[speed - XFER_UDMA_0]); | |
285 | mode |= (unit ? 0x30 : 0x03); | |
286 | } else { | |
287 | multi = dma[speed - XFER_MW_DMA_0]; | |
288 | mode |= (unit ? 0x20 : 0x02); | |
1da177e4 LT |
289 | } |
290 | ||
291 | if (hwif->mmio) { | |
292 | hwif->OUTB(mode, base + addr_mask); | |
293 | hwif->OUTW(multi, ma); | |
294 | hwif->OUTW(ultra, ua); | |
295 | } else { | |
296 | pci_write_config_byte(hwif->pci_dev, addr_mask, mode); | |
297 | pci_write_config_word(hwif->pci_dev, ma, multi); | |
298 | pci_write_config_word(hwif->pci_dev, ua, ultra); | |
299 | } | |
1da177e4 LT |
300 | } |
301 | ||
1da177e4 LT |
302 | /* returns 1 if dma irq issued, 0 otherwise */ |
303 | static int siimage_io_ide_dma_test_irq (ide_drive_t *drive) | |
304 | { | |
305 | ide_hwif_t *hwif = HWIF(drive); | |
306 | u8 dma_altstat = 0; | |
307 | unsigned long addr = siimage_selreg(hwif, 1); | |
308 | ||
309 | /* return 1 if INTR asserted */ | |
310 | if ((hwif->INB(hwif->dma_status) & 4) == 4) | |
311 | return 1; | |
312 | ||
313 | /* return 1 if Device INTR asserted */ | |
314 | pci_read_config_byte(hwif->pci_dev, addr, &dma_altstat); | |
315 | if (dma_altstat & 8) | |
316 | return 0; //return 1; | |
317 | return 0; | |
318 | } | |
319 | ||
1da177e4 LT |
320 | /** |
321 | * siimage_mmio_ide_dma_test_irq - check we caused an IRQ | |
322 | * @drive: drive we are testing | |
323 | * | |
324 | * Check if we caused an IDE DMA interrupt. We may also have caused | |
325 | * SATA status interrupts, if so we clean them up and continue. | |
326 | */ | |
327 | ||
328 | static int siimage_mmio_ide_dma_test_irq (ide_drive_t *drive) | |
329 | { | |
330 | ide_hwif_t *hwif = HWIF(drive); | |
1da177e4 LT |
331 | unsigned long addr = siimage_selreg(hwif, 0x1); |
332 | ||
333 | if (SATA_ERROR_REG) { | |
438c4702 BZ |
334 | unsigned long base = (unsigned long)hwif->hwif_data; |
335 | ||
0ecdca26 | 336 | u32 ext_stat = readl((void __iomem *)(base + 0x10)); |
1da177e4 LT |
337 | u8 watchdog = 0; |
338 | if (ext_stat & ((hwif->channel) ? 0x40 : 0x10)) { | |
0ecdca26 BZ |
339 | u32 sata_error = readl((void __iomem *)SATA_ERROR_REG); |
340 | writel(sata_error, (void __iomem *)SATA_ERROR_REG); | |
1da177e4 | 341 | watchdog = (sata_error & 0x00680000) ? 1 : 0; |
1da177e4 LT |
342 | printk(KERN_WARNING "%s: sata_error = 0x%08x, " |
343 | "watchdog = %d, %s\n", | |
344 | drive->name, sata_error, watchdog, | |
345 | __FUNCTION__); | |
1da177e4 LT |
346 | |
347 | } else { | |
348 | watchdog = (ext_stat & 0x8000) ? 1 : 0; | |
349 | } | |
350 | ext_stat >>= 16; | |
351 | ||
352 | if (!(ext_stat & 0x0404) && !watchdog) | |
353 | return 0; | |
354 | } | |
355 | ||
356 | /* return 1 if INTR asserted */ | |
0ecdca26 | 357 | if ((readb((void __iomem *)hwif->dma_status) & 0x04) == 0x04) |
1da177e4 LT |
358 | return 1; |
359 | ||
360 | /* return 1 if Device INTR asserted */ | |
0ecdca26 | 361 | if ((readb((void __iomem *)addr) & 8) == 8) |
1da177e4 LT |
362 | return 0; //return 1; |
363 | ||
364 | return 0; | |
365 | } | |
366 | ||
367 | /** | |
438c4702 | 368 | * sil_sata_busproc - bus isolation IOCTL |
1da177e4 LT |
369 | * @drive: drive to isolate/restore |
370 | * @state: bus state to set | |
371 | * | |
372 | * Used by the SII3112 to handle bus isolation. As this is a | |
373 | * SATA controller the work required is quite limited, we | |
374 | * just have to clean up the statistics | |
375 | */ | |
438c4702 BZ |
376 | |
377 | static int sil_sata_busproc(ide_drive_t * drive, int state) | |
1da177e4 LT |
378 | { |
379 | ide_hwif_t *hwif = HWIF(drive); | |
380 | u32 stat_config = 0; | |
381 | unsigned long addr = siimage_selreg(hwif, 0); | |
382 | ||
0ecdca26 BZ |
383 | if (hwif->mmio) |
384 | stat_config = readl((void __iomem *)addr); | |
385 | else | |
1da177e4 LT |
386 | pci_read_config_dword(hwif->pci_dev, addr, &stat_config); |
387 | ||
388 | switch (state) { | |
389 | case BUSSTATE_ON: | |
390 | hwif->drives[0].failures = 0; | |
391 | hwif->drives[1].failures = 0; | |
392 | break; | |
393 | case BUSSTATE_OFF: | |
394 | hwif->drives[0].failures = hwif->drives[0].max_failures + 1; | |
395 | hwif->drives[1].failures = hwif->drives[1].max_failures + 1; | |
396 | break; | |
397 | case BUSSTATE_TRISTATE: | |
398 | hwif->drives[0].failures = hwif->drives[0].max_failures + 1; | |
399 | hwif->drives[1].failures = hwif->drives[1].max_failures + 1; | |
400 | break; | |
401 | default: | |
402 | return -EINVAL; | |
403 | } | |
404 | hwif->bus_state = state; | |
405 | return 0; | |
406 | } | |
407 | ||
408 | /** | |
438c4702 | 409 | * sil_sata_reset_poll - wait for SATA reset |
1da177e4 LT |
410 | * @drive: drive we are resetting |
411 | * | |
412 | * Poll the SATA phy and see whether it has come back from the dead | |
413 | * yet. | |
414 | */ | |
438c4702 BZ |
415 | |
416 | static int sil_sata_reset_poll(ide_drive_t *drive) | |
1da177e4 LT |
417 | { |
418 | if (SATA_STATUS_REG) { | |
419 | ide_hwif_t *hwif = HWIF(drive); | |
420 | ||
0ecdca26 BZ |
421 | /* SATA_STATUS_REG is valid only when in MMIO mode */ |
422 | if ((readl((void __iomem *)SATA_STATUS_REG) & 0x03) != 0x03) { | |
1da177e4 | 423 | printk(KERN_WARNING "%s: reset phy dead, status=0x%08x\n", |
0ecdca26 | 424 | hwif->name, readl((void __iomem *)SATA_STATUS_REG)); |
1da177e4 LT |
425 | HWGROUP(drive)->polling = 0; |
426 | return ide_started; | |
427 | } | |
1da177e4 | 428 | } |
438c4702 BZ |
429 | |
430 | return 0; | |
1da177e4 LT |
431 | } |
432 | ||
433 | /** | |
438c4702 | 434 | * sil_sata_pre_reset - reset hook |
1da177e4 LT |
435 | * @drive: IDE device being reset |
436 | * | |
437 | * For the SATA devices we need to handle recalibration/geometry | |
438 | * differently | |
439 | */ | |
1da177e4 | 440 | |
438c4702 BZ |
441 | static void sil_sata_pre_reset(ide_drive_t *drive) |
442 | { | |
443 | if (drive->media == ide_disk) { | |
1da177e4 LT |
444 | drive->special.b.set_geometry = 0; |
445 | drive->special.b.recalibrate = 0; | |
446 | } | |
447 | } | |
448 | ||
1da177e4 LT |
449 | /** |
450 | * proc_reports_siimage - add siimage controller to proc | |
451 | * @dev: PCI device | |
452 | * @clocking: SCSC value | |
453 | * @name: controller name | |
454 | * | |
455 | * Report the clocking mode of the controller and add it to | |
456 | * the /proc interface layer | |
457 | */ | |
458 | ||
459 | static void proc_reports_siimage (struct pci_dev *dev, u8 clocking, const char *name) | |
460 | { | |
461 | if (!pdev_is_sata(dev)) { | |
462 | printk(KERN_INFO "%s: BASE CLOCK ", name); | |
463 | clocking &= 0x03; | |
464 | switch (clocking) { | |
465 | case 0x03: printk("DISABLED!\n"); break; | |
466 | case 0x02: printk("== 2X PCI\n"); break; | |
467 | case 0x01: printk("== 133\n"); break; | |
468 | case 0x00: printk("== 100\n"); break; | |
469 | } | |
470 | } | |
471 | } | |
472 | ||
473 | /** | |
474 | * setup_mmio_siimage - switch an SI controller into MMIO | |
475 | * @dev: PCI device we are configuring | |
476 | * @name: device name | |
477 | * | |
478 | * Attempt to put the device into mmio mode. There are some slight | |
479 | * complications here with certain systems where the mmio bar isnt | |
480 | * mapped so we have to be sure we can fall back to I/O. | |
481 | */ | |
482 | ||
483 | static unsigned int setup_mmio_siimage (struct pci_dev *dev, const char *name) | |
484 | { | |
485 | unsigned long bar5 = pci_resource_start(dev, 5); | |
486 | unsigned long barsize = pci_resource_len(dev, 5); | |
487 | u8 tmpbyte = 0; | |
488 | void __iomem *ioaddr; | |
d868dd19 | 489 | u32 tmp, irq_mask; |
1da177e4 LT |
490 | |
491 | /* | |
492 | * Drop back to PIO if we can't map the mmio. Some | |
493 | * systems seem to get terminally confused in the PCI | |
494 | * spaces. | |
495 | */ | |
496 | ||
497 | if(!request_mem_region(bar5, barsize, name)) | |
498 | { | |
499 | printk(KERN_WARNING "siimage: IDE controller MMIO ports not available.\n"); | |
500 | return 0; | |
501 | } | |
502 | ||
503 | ioaddr = ioremap(bar5, barsize); | |
504 | ||
505 | if (ioaddr == NULL) | |
506 | { | |
507 | release_mem_region(bar5, barsize); | |
508 | return 0; | |
509 | } | |
510 | ||
511 | pci_set_master(dev); | |
512 | pci_set_drvdata(dev, (void *) ioaddr); | |
513 | ||
514 | if (pdev_is_sata(dev)) { | |
d868dd19 JL |
515 | /* make sure IDE0/1 interrupts are not masked */ |
516 | irq_mask = (1 << 22) | (1 << 23); | |
517 | tmp = readl(ioaddr + 0x48); | |
518 | if (tmp & irq_mask) { | |
519 | tmp &= ~irq_mask; | |
520 | writel(tmp, ioaddr + 0x48); | |
521 | readl(ioaddr + 0x48); /* flush */ | |
522 | } | |
1da177e4 LT |
523 | writel(0, ioaddr + 0x148); |
524 | writel(0, ioaddr + 0x1C8); | |
525 | } | |
526 | ||
527 | writeb(0, ioaddr + 0xB4); | |
528 | writeb(0, ioaddr + 0xF4); | |
529 | tmpbyte = readb(ioaddr + 0x4A); | |
530 | ||
531 | switch(tmpbyte & 0x30) { | |
532 | case 0x00: | |
533 | /* In 100 MHz clocking, try and switch to 133 */ | |
534 | writeb(tmpbyte|0x10, ioaddr + 0x4A); | |
535 | break; | |
536 | case 0x10: | |
537 | /* On 133Mhz clocking */ | |
538 | break; | |
539 | case 0x20: | |
540 | /* On PCIx2 clocking */ | |
541 | break; | |
542 | case 0x30: | |
543 | /* Clocking is disabled */ | |
544 | /* 133 clock attempt to force it on */ | |
545 | writeb(tmpbyte & ~0x20, ioaddr + 0x4A); | |
546 | break; | |
547 | } | |
548 | ||
549 | writeb( 0x72, ioaddr + 0xA1); | |
550 | writew( 0x328A, ioaddr + 0xA2); | |
551 | writel(0x62DD62DD, ioaddr + 0xA4); | |
552 | writel(0x43924392, ioaddr + 0xA8); | |
553 | writel(0x40094009, ioaddr + 0xAC); | |
554 | writeb( 0x72, ioaddr + 0xE1); | |
555 | writew( 0x328A, ioaddr + 0xE2); | |
556 | writel(0x62DD62DD, ioaddr + 0xE4); | |
557 | writel(0x43924392, ioaddr + 0xE8); | |
558 | writel(0x40094009, ioaddr + 0xEC); | |
559 | ||
560 | if (pdev_is_sata(dev)) { | |
561 | writel(0xFFFF0000, ioaddr + 0x108); | |
562 | writel(0xFFFF0000, ioaddr + 0x188); | |
563 | writel(0x00680000, ioaddr + 0x148); | |
564 | writel(0x00680000, ioaddr + 0x1C8); | |
565 | } | |
566 | ||
567 | tmpbyte = readb(ioaddr + 0x4A); | |
568 | ||
569 | proc_reports_siimage(dev, (tmpbyte>>4), name); | |
570 | return 1; | |
571 | } | |
572 | ||
573 | /** | |
574 | * init_chipset_siimage - set up an SI device | |
575 | * @dev: PCI device | |
576 | * @name: device name | |
577 | * | |
578 | * Perform the initial PCI set up for this device. Attempt to switch | |
579 | * to 133MHz clocking if the system isn't already set up to do it. | |
580 | */ | |
581 | ||
582 | static unsigned int __devinit init_chipset_siimage(struct pci_dev *dev, const char *name) | |
583 | { | |
fc212bb1 | 584 | u8 rev = dev->revision, tmpbyte = 0, BA5_EN = 0; |
1da177e4 | 585 | |
fc212bb1 | 586 | pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, rev ? 1 : 255); |
1da177e4 LT |
587 | |
588 | pci_read_config_byte(dev, 0x8A, &BA5_EN); | |
589 | if ((BA5_EN & 0x01) || (pci_resource_start(dev, 5))) { | |
590 | if (setup_mmio_siimage(dev, name)) { | |
591 | return 0; | |
592 | } | |
593 | } | |
594 | ||
595 | pci_write_config_byte(dev, 0x80, 0x00); | |
596 | pci_write_config_byte(dev, 0x84, 0x00); | |
597 | pci_read_config_byte(dev, 0x8A, &tmpbyte); | |
598 | switch(tmpbyte & 0x30) { | |
599 | case 0x00: | |
600 | /* 133 clock attempt to force it on */ | |
601 | pci_write_config_byte(dev, 0x8A, tmpbyte|0x10); | |
602 | case 0x30: | |
603 | /* if clocking is disabled */ | |
604 | /* 133 clock attempt to force it on */ | |
605 | pci_write_config_byte(dev, 0x8A, tmpbyte & ~0x20); | |
606 | case 0x10: | |
607 | /* 133 already */ | |
608 | break; | |
609 | case 0x20: | |
610 | /* BIOS set PCI x2 clocking */ | |
611 | break; | |
612 | } | |
613 | ||
614 | pci_read_config_byte(dev, 0x8A, &tmpbyte); | |
615 | ||
616 | pci_write_config_byte(dev, 0xA1, 0x72); | |
617 | pci_write_config_word(dev, 0xA2, 0x328A); | |
618 | pci_write_config_dword(dev, 0xA4, 0x62DD62DD); | |
619 | pci_write_config_dword(dev, 0xA8, 0x43924392); | |
620 | pci_write_config_dword(dev, 0xAC, 0x40094009); | |
621 | pci_write_config_byte(dev, 0xB1, 0x72); | |
622 | pci_write_config_word(dev, 0xB2, 0x328A); | |
623 | pci_write_config_dword(dev, 0xB4, 0x62DD62DD); | |
624 | pci_write_config_dword(dev, 0xB8, 0x43924392); | |
625 | pci_write_config_dword(dev, 0xBC, 0x40094009); | |
626 | ||
627 | proc_reports_siimage(dev, (tmpbyte>>4), name); | |
628 | return 0; | |
629 | } | |
630 | ||
631 | /** | |
632 | * init_mmio_iops_siimage - set up the iops for MMIO | |
633 | * @hwif: interface to set up | |
634 | * | |
635 | * The basic setup here is fairly simple, we can use standard MMIO | |
636 | * operations. However we do have to set the taskfile register offsets | |
637 | * by hand as there isnt a standard defined layout for them this | |
638 | * time. | |
639 | * | |
640 | * The hardware supports buffered taskfiles and also some rather nice | |
19c1ef5f | 641 | * extended PRD tables. For better SI3112 support use the libata driver |
1da177e4 LT |
642 | */ |
643 | ||
644 | static void __devinit init_mmio_iops_siimage(ide_hwif_t *hwif) | |
645 | { | |
646 | struct pci_dev *dev = hwif->pci_dev; | |
647 | void *addr = pci_get_drvdata(dev); | |
648 | u8 ch = hwif->channel; | |
649 | hw_regs_t hw; | |
650 | unsigned long base; | |
651 | ||
652 | /* | |
653 | * Fill in the basic HWIF bits | |
654 | */ | |
655 | ||
656 | default_hwif_mmiops(hwif); | |
657 | hwif->hwif_data = addr; | |
658 | ||
659 | /* | |
660 | * Now set up the hw. We have to do this ourselves as | |
59c51591 | 661 | * the MMIO layout isnt the same as the standard port |
1da177e4 LT |
662 | * based I/O |
663 | */ | |
664 | ||
665 | memset(&hw, 0, sizeof(hw_regs_t)); | |
666 | ||
667 | base = (unsigned long)addr; | |
668 | if (ch) | |
669 | base += 0xC0; | |
670 | else | |
671 | base += 0x80; | |
672 | ||
673 | /* | |
674 | * The buffered task file doesn't have status/control | |
675 | * so we can't currently use it sanely since we want to | |
676 | * use LBA48 mode. | |
677 | */ | |
1da177e4 LT |
678 | hw.io_ports[IDE_DATA_OFFSET] = base; |
679 | hw.io_ports[IDE_ERROR_OFFSET] = base + 1; | |
680 | hw.io_ports[IDE_NSECTOR_OFFSET] = base + 2; | |
681 | hw.io_ports[IDE_SECTOR_OFFSET] = base + 3; | |
682 | hw.io_ports[IDE_LCYL_OFFSET] = base + 4; | |
683 | hw.io_ports[IDE_HCYL_OFFSET] = base + 5; | |
684 | hw.io_ports[IDE_SELECT_OFFSET] = base + 6; | |
685 | hw.io_ports[IDE_STATUS_OFFSET] = base + 7; | |
686 | hw.io_ports[IDE_CONTROL_OFFSET] = base + 10; | |
687 | ||
688 | hw.io_ports[IDE_IRQ_OFFSET] = 0; | |
689 | ||
690 | if (pdev_is_sata(dev)) { | |
691 | base = (unsigned long)addr; | |
692 | if (ch) | |
693 | base += 0x80; | |
694 | hwif->sata_scr[SATA_STATUS_OFFSET] = base + 0x104; | |
695 | hwif->sata_scr[SATA_ERROR_OFFSET] = base + 0x108; | |
696 | hwif->sata_scr[SATA_CONTROL_OFFSET] = base + 0x100; | |
697 | hwif->sata_misc[SATA_MISC_OFFSET] = base + 0x140; | |
698 | hwif->sata_misc[SATA_PHY_OFFSET] = base + 0x144; | |
699 | hwif->sata_misc[SATA_IEN_OFFSET] = base + 0x148; | |
700 | } | |
701 | ||
9239b333 | 702 | memcpy(hwif->io_ports, hw.io_ports, sizeof(hwif->io_ports)); |
1da177e4 | 703 | |
9239b333 | 704 | hwif->irq = dev->irq; |
1da177e4 | 705 | |
9239b333 | 706 | hwif->dma_base = (unsigned long)addr + (ch ? 0x08 : 0x00); |
2ad1e558 BZ |
707 | |
708 | hwif->mmio = 1; | |
1da177e4 LT |
709 | } |
710 | ||
711 | static int is_dev_seagate_sata(ide_drive_t *drive) | |
712 | { | |
713 | const char *s = &drive->id->model[0]; | |
714 | unsigned len; | |
715 | ||
716 | if (!drive->present) | |
717 | return 0; | |
718 | ||
719 | len = strnlen(s, sizeof(drive->id->model)); | |
720 | ||
721 | if ((len > 4) && (!memcmp(s, "ST", 2))) { | |
722 | if ((!memcmp(s + len - 2, "AS", 2)) || | |
723 | (!memcmp(s + len - 3, "ASL", 3))) { | |
724 | printk(KERN_INFO "%s: applying pessimistic Seagate " | |
725 | "errata fix\n", drive->name); | |
726 | return 1; | |
727 | } | |
728 | } | |
729 | return 0; | |
730 | } | |
731 | ||
732 | /** | |
733 | * siimage_fixup - post probe fixups | |
734 | * @hwif: interface to fix up | |
735 | * | |
736 | * Called after drive probe we use this to decide whether the | |
737 | * Seagate fixup must be applied. This used to be in init_iops but | |
738 | * that can occur before we know what drives are present. | |
739 | */ | |
740 | ||
741 | static void __devinit siimage_fixup(ide_hwif_t *hwif) | |
742 | { | |
743 | /* Try and raise the rqsize */ | |
744 | if (!is_sata(hwif) || !is_dev_seagate_sata(&hwif->drives[0])) | |
745 | hwif->rqsize = 128; | |
746 | } | |
747 | ||
748 | /** | |
749 | * init_iops_siimage - set up iops | |
750 | * @hwif: interface to set up | |
751 | * | |
752 | * Do the basic setup for the SIIMAGE hardware interface | |
753 | * and then do the MMIO setup if we can. This is the first | |
754 | * look in we get for setting up the hwif so that we | |
755 | * can get the iops right before using them. | |
756 | */ | |
757 | ||
758 | static void __devinit init_iops_siimage(ide_hwif_t *hwif) | |
759 | { | |
1da177e4 LT |
760 | hwif->hwif_data = NULL; |
761 | ||
762 | /* Pessimal until we finish probing */ | |
763 | hwif->rqsize = 15; | |
764 | ||
fc212bb1 | 765 | if (pci_get_drvdata(hwif->pci_dev) == NULL) |
1da177e4 | 766 | return; |
fc212bb1 | 767 | |
1da177e4 LT |
768 | init_mmio_iops_siimage(hwif); |
769 | } | |
770 | ||
771 | /** | |
772 | * ata66_siimage - check for 80 pin cable | |
773 | * @hwif: interface to check | |
774 | * | |
775 | * Check for the presence of an ATA66 capable cable on the | |
776 | * interface. | |
777 | */ | |
778 | ||
49521f97 | 779 | static u8 __devinit ata66_siimage(ide_hwif_t *hwif) |
1da177e4 LT |
780 | { |
781 | unsigned long addr = siimage_selreg(hwif, 0); | |
49521f97 BZ |
782 | u8 ata66 = 0; |
783 | ||
784 | if (pci_get_drvdata(hwif->pci_dev) == NULL) | |
1da177e4 | 785 | pci_read_config_byte(hwif->pci_dev, addr, &ata66); |
49521f97 BZ |
786 | else |
787 | ata66 = hwif->INB(addr); | |
1da177e4 | 788 | |
49521f97 | 789 | return (ata66 & 0x01) ? ATA_CBL_PATA80 : ATA_CBL_PATA40; |
1da177e4 LT |
790 | } |
791 | ||
792 | /** | |
793 | * init_hwif_siimage - set up hwif structs | |
794 | * @hwif: interface to set up | |
795 | * | |
796 | * We do the basic set up of the interface structure. The SIIMAGE | |
797 | * requires several custom handlers so we override the default | |
798 | * ide DMA handlers appropriately | |
799 | */ | |
800 | ||
801 | static void __devinit init_hwif_siimage(ide_hwif_t *hwif) | |
802 | { | |
438c4702 BZ |
803 | u8 sata = is_sata(hwif); |
804 | ||
26bcb879 | 805 | hwif->set_pio_mode = &sil_set_pio_mode; |
88b2b32b | 806 | hwif->set_dma_mode = &sil_set_dma_mode; |
1da177e4 | 807 | |
438c4702 | 808 | if (sata) { |
19c1ef5f AC |
809 | static int first = 1; |
810 | ||
438c4702 BZ |
811 | hwif->busproc = &sil_sata_busproc; |
812 | hwif->reset_poll = &sil_sata_reset_poll; | |
813 | hwif->pre_reset = &sil_sata_pre_reset; | |
814 | hwif->udma_filter = &sil_sata_udma_filter; | |
1da177e4 | 815 | |
19c1ef5f AC |
816 | if (first) { |
817 | printk(KERN_INFO "siimage: For full SATA support you should use the libata sata_sil module.\n"); | |
818 | first = 0; | |
819 | } | |
438c4702 BZ |
820 | } else |
821 | hwif->udma_filter = &sil_pata_udma_filter; | |
328dcbb6 | 822 | |
328dcbb6 | 823 | if (hwif->dma_base == 0) |
1da177e4 | 824 | return; |
1da177e4 | 825 | |
438c4702 | 826 | if (sata) |
33c1002e | 827 | hwif->host_flags |= IDE_HFLAG_NO_ATAPI_DMA; |
1da177e4 | 828 | |
49521f97 BZ |
829 | if (hwif->cbl != ATA_CBL_PATA40_SHORT) |
830 | hwif->cbl = ata66_siimage(hwif); | |
1da177e4 LT |
831 | |
832 | if (hwif->mmio) { | |
833 | hwif->ide_dma_test_irq = &siimage_mmio_ide_dma_test_irq; | |
834 | } else { | |
835 | hwif->ide_dma_test_irq = & siimage_io_ide_dma_test_irq; | |
836 | } | |
1da177e4 LT |
837 | } |
838 | ||
839 | #define DECLARE_SII_DEV(name_str) \ | |
840 | { \ | |
841 | .name = name_str, \ | |
842 | .init_chipset = init_chipset_siimage, \ | |
843 | .init_iops = init_iops_siimage, \ | |
844 | .init_hwif = init_hwif_siimage, \ | |
845 | .fixup = siimage_fixup, \ | |
7cab14a7 | 846 | .host_flags = IDE_HFLAG_BOOTABLE, \ |
4099d143 | 847 | .pio_mask = ATA_PIO4, \ |
5f8b6c34 BZ |
848 | .mwdma_mask = ATA_MWDMA2, \ |
849 | .udma_mask = ATA_UDMA6, \ | |
1da177e4 LT |
850 | } |
851 | ||
85620436 | 852 | static const struct ide_port_info siimage_chipsets[] __devinitdata = { |
1da177e4 LT |
853 | /* 0 */ DECLARE_SII_DEV("SiI680"), |
854 | /* 1 */ DECLARE_SII_DEV("SiI3112 Serial ATA"), | |
855 | /* 2 */ DECLARE_SII_DEV("Adaptec AAR-1210SA") | |
856 | }; | |
857 | ||
858 | /** | |
859 | * siimage_init_one - pci layer discovery entry | |
860 | * @dev: PCI device | |
861 | * @id: ident table entry | |
862 | * | |
863 | * Called by the PCI code when it finds an SI680 or SI3112 controller. | |
864 | * We then use the IDE PCI generic helper to do most of the work. | |
865 | */ | |
866 | ||
867 | static int __devinit siimage_init_one(struct pci_dev *dev, const struct pci_device_id *id) | |
868 | { | |
869 | return ide_setup_pci_device(dev, &siimage_chipsets[id->driver_data]); | |
870 | } | |
871 | ||
9cbcc5e3 BZ |
872 | static const struct pci_device_id siimage_pci_tbl[] = { |
873 | { PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_680), 0 }, | |
1da177e4 | 874 | #ifdef CONFIG_BLK_DEV_IDE_SATA |
9cbcc5e3 BZ |
875 | { PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_3112), 1 }, |
876 | { PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_1210SA), 2 }, | |
1da177e4 LT |
877 | #endif |
878 | { 0, }, | |
879 | }; | |
880 | MODULE_DEVICE_TABLE(pci, siimage_pci_tbl); | |
881 | ||
882 | static struct pci_driver driver = { | |
883 | .name = "SiI_IDE", | |
884 | .id_table = siimage_pci_tbl, | |
885 | .probe = siimage_init_one, | |
886 | }; | |
887 | ||
82ab1eec | 888 | static int __init siimage_ide_init(void) |
1da177e4 LT |
889 | { |
890 | return ide_pci_register_driver(&driver); | |
891 | } | |
892 | ||
893 | module_init(siimage_ide_init); | |
894 | ||
895 | MODULE_AUTHOR("Andre Hedrick, Alan Cox"); | |
896 | MODULE_DESCRIPTION("PCI driver module for SiI IDE"); | |
897 | MODULE_LICENSE("GPL"); |