]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
a718122c | 2 | * linux/drivers/ide/pci/sis5513.c Version 0.31 Aug 9, 2007 |
1da177e4 LT |
3 | * |
4 | * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org> | |
5 | * Copyright (C) 2002 Lionel Bouton <Lionel.Bouton@inet6.fr>, Maintainer | |
6 | * Copyright (C) 2003 Vojtech Pavlik <vojtech@suse.cz> | |
6b8cf772 BZ |
7 | * Copyright (C) 2007 Bartlomiej Zolnierkiewicz |
8 | * | |
1da177e4 LT |
9 | * May be copied or modified under the terms of the GNU General Public License |
10 | * | |
11 | * | |
12 | * Thanks : | |
13 | * | |
14 | * SiS Taiwan : for direct support and hardware. | |
15 | * Daniela Engert : for initial ATA100 advices and numerous others. | |
16 | * John Fremlin, Manfred Spraul, Dave Morgan, Peter Kjellerstedt : | |
17 | * for checking code correctness, providing patches. | |
18 | * | |
19 | * | |
20 | * Original tests and design on the SiS620 chipset. | |
21 | * ATA100 tests and design on the SiS735 chipset. | |
22 | * ATA16/33 support from specs | |
23 | * ATA133 support for SiS961/962 by L.C. Chang <lcchang@sis.com.tw> | |
24 | * ATA133 961/962/963 fixes by Vojtech Pavlik <vojtech@suse.cz> | |
25 | * | |
26 | * Documentation: | |
27 | * SiS chipset documentation available under NDA to companies only | |
28 | * (not to individuals). | |
29 | */ | |
30 | ||
31 | /* | |
32 | * The original SiS5513 comes from a SiS5511/55112/5513 chipset. The original | |
33 | * SiS5513 was also used in the SiS5596/5513 chipset. Thus if we see a SiS5511 | |
34 | * or SiS5596, we can assume we see the first MWDMA-16 capable SiS5513 chip. | |
35 | * | |
36 | * Later SiS chipsets integrated the 5513 functionality into the NorthBridge, | |
37 | * starting with SiS5571 and up to SiS745. The PCI ID didn't change, though. We | |
38 | * can figure out that we have a more modern and more capable 5513 by looking | |
39 | * for the respective NorthBridge IDs. | |
40 | * | |
41 | * Even later (96x family) SiS chipsets use the MuTIOL link and place the 5513 | |
42 | * into the SouthBrige. Here we cannot rely on looking up the NorthBridge PCI | |
43 | * ID, while the now ATA-133 capable 5513 still has the same PCI ID. | |
44 | * Fortunately the 5513 can be 'unmasked' by fiddling with some config space | |
45 | * bits, changing its device id to the true one - 5517 for 961 and 5518 for | |
46 | * 962/963. | |
47 | */ | |
48 | ||
1da177e4 LT |
49 | #include <linux/types.h> |
50 | #include <linux/module.h> | |
51 | #include <linux/kernel.h> | |
52 | #include <linux/delay.h> | |
53 | #include <linux/timer.h> | |
54 | #include <linux/mm.h> | |
55 | #include <linux/ioport.h> | |
56 | #include <linux/blkdev.h> | |
57 | #include <linux/hdreg.h> | |
58 | ||
59 | #include <linux/interrupt.h> | |
60 | #include <linux/pci.h> | |
61 | #include <linux/init.h> | |
62 | #include <linux/ide.h> | |
63 | ||
64 | #include <asm/irq.h> | |
65 | ||
66 | #include "ide-timing.h" | |
67 | ||
1da177e4 LT |
68 | /* registers layout and init values are chipset family dependant */ |
69 | ||
70 | #define ATA_16 0x01 | |
71 | #define ATA_33 0x02 | |
72 | #define ATA_66 0x03 | |
73 | #define ATA_100a 0x04 // SiS730/SiS550 is ATA100 with ATA66 layout | |
74 | #define ATA_100 0x05 | |
75 | #define ATA_133a 0x06 // SiS961b with 133 support | |
76 | #define ATA_133 0x07 // SiS962/963 | |
77 | ||
78 | static u8 chipset_family; | |
79 | ||
80 | /* | |
81 | * Devices supported | |
82 | */ | |
83 | static const struct { | |
84 | const char *name; | |
85 | u16 host_id; | |
86 | u8 chipset_family; | |
87 | u8 flags; | |
88 | } SiSHostChipInfo[] = { | |
47d4b906 DW |
89 | { "SiS968", PCI_DEVICE_ID_SI_968, ATA_133 }, |
90 | { "SiS966", PCI_DEVICE_ID_SI_966, ATA_133 }, | |
14351f8e | 91 | { "SiS965", PCI_DEVICE_ID_SI_965, ATA_133 }, |
1da177e4 LT |
92 | { "SiS745", PCI_DEVICE_ID_SI_745, ATA_100 }, |
93 | { "SiS735", PCI_DEVICE_ID_SI_735, ATA_100 }, | |
94 | { "SiS733", PCI_DEVICE_ID_SI_733, ATA_100 }, | |
95 | { "SiS635", PCI_DEVICE_ID_SI_635, ATA_100 }, | |
96 | { "SiS633", PCI_DEVICE_ID_SI_633, ATA_100 }, | |
97 | ||
98 | { "SiS730", PCI_DEVICE_ID_SI_730, ATA_100a }, | |
99 | { "SiS550", PCI_DEVICE_ID_SI_550, ATA_100a }, | |
100 | ||
101 | { "SiS640", PCI_DEVICE_ID_SI_640, ATA_66 }, | |
102 | { "SiS630", PCI_DEVICE_ID_SI_630, ATA_66 }, | |
103 | { "SiS620", PCI_DEVICE_ID_SI_620, ATA_66 }, | |
104 | { "SiS540", PCI_DEVICE_ID_SI_540, ATA_66 }, | |
105 | { "SiS530", PCI_DEVICE_ID_SI_530, ATA_66 }, | |
106 | ||
107 | { "SiS5600", PCI_DEVICE_ID_SI_5600, ATA_33 }, | |
108 | { "SiS5598", PCI_DEVICE_ID_SI_5598, ATA_33 }, | |
109 | { "SiS5597", PCI_DEVICE_ID_SI_5597, ATA_33 }, | |
110 | { "SiS5591/2", PCI_DEVICE_ID_SI_5591, ATA_33 }, | |
111 | { "SiS5582", PCI_DEVICE_ID_SI_5582, ATA_33 }, | |
112 | { "SiS5581", PCI_DEVICE_ID_SI_5581, ATA_33 }, | |
113 | ||
114 | { "SiS5596", PCI_DEVICE_ID_SI_5596, ATA_16 }, | |
115 | { "SiS5571", PCI_DEVICE_ID_SI_5571, ATA_16 }, | |
d266ab88 | 116 | { "SiS5517", PCI_DEVICE_ID_SI_5517, ATA_16 }, |
1da177e4 LT |
117 | { "SiS551x", PCI_DEVICE_ID_SI_5511, ATA_16 }, |
118 | }; | |
119 | ||
120 | /* Cycle time bits and values vary across chip dma capabilities | |
121 | These three arrays hold the register layout and the values to set. | |
122 | Indexed by chipset_family and (dma_mode - XFER_UDMA_0) */ | |
123 | ||
124 | /* {0, ATA_16, ATA_33, ATA_66, ATA_100a, ATA_100, ATA_133} */ | |
125 | static u8 cycle_time_offset[] = {0,0,5,4,4,0,0}; | |
126 | static u8 cycle_time_range[] = {0,0,2,3,3,4,4}; | |
127 | static u8 cycle_time_value[][XFER_UDMA_6 - XFER_UDMA_0 + 1] = { | |
128 | {0,0,0,0,0,0,0}, /* no udma */ | |
129 | {0,0,0,0,0,0,0}, /* no udma */ | |
130 | {3,2,1,0,0,0,0}, /* ATA_33 */ | |
131 | {7,5,3,2,1,0,0}, /* ATA_66 */ | |
132 | {7,5,3,2,1,0,0}, /* ATA_100a (730 specific), differences are on cycle_time range and offset */ | |
133 | {11,7,5,4,2,1,0}, /* ATA_100 */ | |
134 | {15,10,7,5,3,2,1}, /* ATA_133a (earliest 691 southbridges) */ | |
135 | {15,10,7,5,3,2,1}, /* ATA_133 */ | |
136 | }; | |
137 | /* CRC Valid Setup Time vary across IDE clock setting 33/66/100/133 | |
138 | See SiS962 data sheet for more detail */ | |
139 | static u8 cvs_time_value[][XFER_UDMA_6 - XFER_UDMA_0 + 1] = { | |
140 | {0,0,0,0,0,0,0}, /* no udma */ | |
141 | {0,0,0,0,0,0,0}, /* no udma */ | |
142 | {2,1,1,0,0,0,0}, | |
143 | {4,3,2,1,0,0,0}, | |
144 | {4,3,2,1,0,0,0}, | |
145 | {6,4,3,1,1,1,0}, | |
146 | {9,6,4,2,2,2,2}, | |
147 | {9,6,4,2,2,2,2}, | |
148 | }; | |
149 | /* Initialize time, Active time, Recovery time vary across | |
150 | IDE clock settings. These 3 arrays hold the register value | |
151 | for PIO0/1/2/3/4 and DMA0/1/2 mode in order */ | |
152 | static u8 ini_time_value[][8] = { | |
153 | {0,0,0,0,0,0,0,0}, | |
154 | {0,0,0,0,0,0,0,0}, | |
155 | {2,1,0,0,0,1,0,0}, | |
156 | {4,3,1,1,1,3,1,1}, | |
157 | {4,3,1,1,1,3,1,1}, | |
158 | {6,4,2,2,2,4,2,2}, | |
159 | {9,6,3,3,3,6,3,3}, | |
160 | {9,6,3,3,3,6,3,3}, | |
161 | }; | |
162 | static u8 act_time_value[][8] = { | |
163 | {0,0,0,0,0,0,0,0}, | |
164 | {0,0,0,0,0,0,0,0}, | |
165 | {9,9,9,2,2,7,2,2}, | |
166 | {19,19,19,5,4,14,5,4}, | |
167 | {19,19,19,5,4,14,5,4}, | |
168 | {28,28,28,7,6,21,7,6}, | |
169 | {38,38,38,10,9,28,10,9}, | |
170 | {38,38,38,10,9,28,10,9}, | |
171 | }; | |
172 | static u8 rco_time_value[][8] = { | |
173 | {0,0,0,0,0,0,0,0}, | |
174 | {0,0,0,0,0,0,0,0}, | |
175 | {9,2,0,2,0,7,1,1}, | |
176 | {19,5,1,5,2,16,3,2}, | |
177 | {19,5,1,5,2,16,3,2}, | |
178 | {30,9,3,9,4,25,6,4}, | |
179 | {40,12,4,12,5,34,12,5}, | |
180 | {40,12,4,12,5,34,12,5}, | |
181 | }; | |
182 | ||
183 | /* | |
184 | * Printing configuration | |
185 | */ | |
186 | /* Used for chipset type printing at boot time */ | |
187 | static char* chipset_capability[] = { | |
188 | "ATA", "ATA 16", | |
189 | "ATA 33", "ATA 66", | |
190 | "ATA 100 (1st gen)", "ATA 100 (2nd gen)", | |
191 | "ATA 133 (1st gen)", "ATA 133 (2nd gen)" | |
192 | }; | |
193 | ||
1da177e4 LT |
194 | /* |
195 | * Configuration functions | |
196 | */ | |
c77a89cd BZ |
197 | |
198 | static u8 sis_ata133_get_base(ide_drive_t *drive) | |
199 | { | |
200 | struct pci_dev *dev = drive->hwif->pci_dev; | |
201 | u32 reg54 = 0; | |
202 | ||
203 | pci_read_config_dword(dev, 0x54, ®54); | |
204 | ||
205 | return ((reg54 & 0x40000000) ? 0x70 : 0x40) + drive->dn * 4; | |
206 | } | |
207 | ||
208 | static void sis_ata16_program_timings(ide_drive_t *drive, const u8 mode) | |
209 | { | |
210 | struct pci_dev *dev = drive->hwif->pci_dev; | |
211 | u16 t1 = 0; | |
212 | u8 drive_pci = 0x40 + drive->dn * 2; | |
213 | ||
214 | const u16 pio_timings[] = { 0x000, 0x607, 0x404, 0x303, 0x301 }; | |
215 | const u16 mwdma_timings[] = { 0x008, 0x302, 0x301 }; | |
216 | ||
217 | pci_read_config_word(dev, drive_pci, &t1); | |
218 | ||
219 | /* clear active/recovery timings */ | |
220 | t1 &= ~0x070f; | |
221 | if (mode >= XFER_MW_DMA_0) { | |
222 | if (chipset_family > ATA_16) | |
223 | t1 &= ~0x8000; /* disable UDMA */ | |
224 | t1 |= mwdma_timings[mode - XFER_MW_DMA_0]; | |
225 | } else | |
226 | t1 |= pio_timings[mode - XFER_PIO_0]; | |
227 | ||
228 | pci_write_config_word(dev, drive_pci, t1); | |
229 | } | |
230 | ||
231 | static void sis_ata100_program_timings(ide_drive_t *drive, const u8 mode) | |
232 | { | |
233 | struct pci_dev *dev = drive->hwif->pci_dev; | |
234 | u8 t1, drive_pci = 0x40 + drive->dn * 2; | |
235 | ||
236 | /* timing bits: 7:4 active 3:0 recovery */ | |
237 | const u8 pio_timings[] = { 0x00, 0x67, 0x44, 0x33, 0x31 }; | |
238 | const u8 mwdma_timings[] = { 0x08, 0x32, 0x31 }; | |
239 | ||
240 | if (mode >= XFER_MW_DMA_0) { | |
241 | u8 t2 = 0; | |
242 | ||
243 | pci_read_config_byte(dev, drive_pci, &t2); | |
244 | t2 &= ~0x80; /* disable UDMA */ | |
245 | pci_write_config_byte(dev, drive_pci, t2); | |
246 | ||
247 | t1 = mwdma_timings[mode - XFER_MW_DMA_0]; | |
248 | } else | |
249 | t1 = pio_timings[mode - XFER_PIO_0]; | |
250 | ||
251 | pci_write_config_byte(dev, drive_pci + 1, t1); | |
252 | } | |
253 | ||
254 | static void sis_ata133_program_timings(ide_drive_t *drive, const u8 mode) | |
255 | { | |
256 | struct pci_dev *dev = drive->hwif->pci_dev; | |
257 | u32 t1 = 0; | |
258 | u8 drive_pci = sis_ata133_get_base(drive), clk, idx; | |
259 | ||
260 | pci_read_config_dword(dev, drive_pci, &t1); | |
261 | ||
262 | t1 &= 0xc0c00fff; | |
263 | clk = (t1 & 0x08) ? ATA_133 : ATA_100; | |
264 | if (mode >= XFER_MW_DMA_0) { | |
265 | t1 &= ~0x04; /* disable UDMA */ | |
266 | idx = mode - XFER_MW_DMA_0 + 5; | |
267 | } | |
268 | idx = mode - XFER_PIO_0; | |
269 | t1 |= ini_time_value[clk][idx] << 12; | |
270 | t1 |= act_time_value[clk][idx] << 16; | |
271 | t1 |= rco_time_value[clk][idx] << 24; | |
272 | ||
273 | pci_write_config_dword(dev, drive_pci, t1); | |
274 | } | |
275 | ||
276 | static void sis_program_timings(ide_drive_t *drive, const u8 mode) | |
277 | { | |
278 | if (chipset_family < ATA_100) /* ATA_16/33/66/100a */ | |
279 | sis_ata16_program_timings(drive, mode); | |
280 | else if (chipset_family < ATA_133) /* ATA_100/133a */ | |
281 | sis_ata100_program_timings(drive, mode); | |
282 | else /* ATA_133 */ | |
283 | sis_ata133_program_timings(drive, mode); | |
284 | } | |
285 | ||
1da177e4 LT |
286 | static void config_drive_art_rwp (ide_drive_t *drive) |
287 | { | |
288 | ide_hwif_t *hwif = HWIF(drive); | |
289 | struct pci_dev *dev = hwif->pci_dev; | |
1da177e4 | 290 | u8 reg4bh = 0; |
d83fca58 | 291 | u8 rw_prefetch = 0; |
1da177e4 | 292 | |
1da177e4 LT |
293 | pci_read_config_byte(dev, 0x4b, ®4bh); |
294 | ||
d83fca58 BZ |
295 | if (drive->media == ide_disk) |
296 | rw_prefetch = 0x11 << drive->dn; | |
297 | ||
298 | if ((reg4bh & (0x11 << drive->dn)) != rw_prefetch) | |
1da177e4 LT |
299 | pci_write_config_byte(dev, 0x4b, reg4bh|rw_prefetch); |
300 | } | |
301 | ||
88b2b32b | 302 | static void sis_set_pio_mode(ide_drive_t *drive, const u8 pio) |
1da177e4 | 303 | { |
1da177e4 | 304 | config_drive_art_rwp(drive); |
c77a89cd | 305 | sis_program_timings(drive, XFER_PIO_0 + pio); |
1da177e4 LT |
306 | } |
307 | ||
88b2b32b | 308 | static void sis_set_dma_mode(ide_drive_t *drive, const u8 speed) |
1da177e4 LT |
309 | { |
310 | ide_hwif_t *hwif = HWIF(drive); | |
311 | struct pci_dev *dev = hwif->pci_dev; | |
1da177e4 LT |
312 | |
313 | /* Config chip for mode */ | |
314 | switch(speed) { | |
315 | case XFER_UDMA_6: | |
316 | case XFER_UDMA_5: | |
317 | case XFER_UDMA_4: | |
318 | case XFER_UDMA_3: | |
319 | case XFER_UDMA_2: | |
320 | case XFER_UDMA_1: | |
321 | case XFER_UDMA_0: | |
322 | if (chipset_family >= ATA_133) { | |
c77a89cd BZ |
323 | u32 regdw = 0; |
324 | u8 drive_pci = sis_ata133_get_base(drive); | |
325 | ||
326 | pci_read_config_dword(dev, drive_pci, ®dw); | |
1da177e4 LT |
327 | regdw |= 0x04; |
328 | regdw &= 0xfffff00f; | |
329 | /* check if ATA133 enable */ | |
330 | if (regdw & 0x08) { | |
331 | regdw |= (unsigned long)cycle_time_value[ATA_133][speed-XFER_UDMA_0] << 4; | |
332 | regdw |= (unsigned long)cvs_time_value[ATA_133][speed-XFER_UDMA_0] << 8; | |
333 | } else { | |
1da177e4 LT |
334 | regdw |= (unsigned long)cycle_time_value[ATA_100][speed-XFER_UDMA_0] << 4; |
335 | regdw |= (unsigned long)cvs_time_value[ATA_100][speed-XFER_UDMA_0] << 8; | |
336 | } | |
337 | pci_write_config_dword(dev, (unsigned long)drive_pci, regdw); | |
338 | } else { | |
c77a89cd BZ |
339 | u8 drive_pci = 0x40 + drive->dn * 2, reg = 0; |
340 | ||
341 | pci_read_config_byte(dev, drive_pci+1, ®); | |
1da177e4 LT |
342 | /* Force the UDMA bit on if we want to use UDMA */ |
343 | reg |= 0x80; | |
344 | /* clean reg cycle time bits */ | |
345 | reg &= ~((0xFF >> (8 - cycle_time_range[chipset_family])) | |
346 | << cycle_time_offset[chipset_family]); | |
347 | /* set reg cycle time bits */ | |
348 | reg |= cycle_time_value[chipset_family][speed-XFER_UDMA_0] | |
349 | << cycle_time_offset[chipset_family]; | |
350 | pci_write_config_byte(dev, drive_pci+1, reg); | |
351 | } | |
352 | break; | |
353 | case XFER_MW_DMA_2: | |
354 | case XFER_MW_DMA_1: | |
355 | case XFER_MW_DMA_0: | |
c77a89cd | 356 | sis_program_timings(drive, speed); |
1da177e4 | 357 | break; |
6b8cf772 BZ |
358 | default: |
359 | BUG(); | |
360 | break; | |
1da177e4 | 361 | } |
1da177e4 LT |
362 | } |
363 | ||
3160d541 BZ |
364 | static u8 sis5513_ata133_udma_filter(ide_drive_t *drive) |
365 | { | |
366 | struct pci_dev *dev = drive->hwif->pci_dev; | |
c77a89cd BZ |
367 | u32 regdw = 0; |
368 | u8 drive_pci = sis_ata133_get_base(drive); | |
3160d541 | 369 | |
3160d541 BZ |
370 | pci_read_config_dword(dev, drive_pci, ®dw); |
371 | ||
372 | /* if ATA133 disable, we should not set speed above UDMA5 */ | |
373 | return (regdw & 0x08) ? ATA_UDMA6 : ATA_UDMA5; | |
374 | } | |
375 | ||
1da177e4 | 376 | /* Chip detection and general config */ |
2b0c4bed | 377 | static unsigned int __devinit init_chipset_sis5513 (struct pci_dev *dev, const char *name) |
1da177e4 LT |
378 | { |
379 | struct pci_dev *host; | |
380 | int i = 0; | |
381 | ||
382 | chipset_family = 0; | |
383 | ||
384 | for (i = 0; i < ARRAY_SIZE(SiSHostChipInfo) && !chipset_family; i++) { | |
385 | ||
40cddf2c | 386 | host = pci_get_device(PCI_VENDOR_ID_SI, SiSHostChipInfo[i].host_id, NULL); |
1da177e4 LT |
387 | |
388 | if (!host) | |
389 | continue; | |
390 | ||
391 | chipset_family = SiSHostChipInfo[i].chipset_family; | |
392 | ||
393 | /* Special case for SiS630 : 630S/ET is ATA_100a */ | |
394 | if (SiSHostChipInfo[i].host_id == PCI_DEVICE_ID_SI_630) { | |
44c10138 | 395 | if (host->revision >= 0x30) |
1da177e4 LT |
396 | chipset_family = ATA_100a; |
397 | } | |
40cddf2c | 398 | pci_dev_put(host); |
1da177e4 LT |
399 | |
400 | printk(KERN_INFO "SIS5513: %s %s controller\n", | |
401 | SiSHostChipInfo[i].name, chipset_capability[chipset_family]); | |
402 | } | |
403 | ||
404 | if (!chipset_family) { /* Belongs to pci-quirks */ | |
405 | ||
406 | u32 idemisc; | |
407 | u16 trueid; | |
408 | ||
409 | /* Disable ID masking and register remapping */ | |
410 | pci_read_config_dword(dev, 0x54, &idemisc); | |
411 | pci_write_config_dword(dev, 0x54, (idemisc & 0x7fffffff)); | |
412 | pci_read_config_word(dev, PCI_DEVICE_ID, &trueid); | |
413 | pci_write_config_dword(dev, 0x54, idemisc); | |
414 | ||
415 | if (trueid == 0x5518) { | |
416 | printk(KERN_INFO "SIS5513: SiS 962/963 MuTIOL IDE UDMA133 controller\n"); | |
417 | chipset_family = ATA_133; | |
418 | ||
419 | /* Check for 5513 compability mapping | |
420 | * We must use this, else the port enabled code will fail, | |
421 | * as it expects the enablebits at 0x4a. | |
422 | */ | |
423 | if ((idemisc & 0x40000000) == 0) { | |
424 | pci_write_config_dword(dev, 0x54, idemisc | 0x40000000); | |
425 | printk(KERN_INFO "SIS5513: Switching to 5513 register mapping\n"); | |
426 | } | |
427 | } | |
428 | } | |
429 | ||
430 | if (!chipset_family) { /* Belongs to pci-quirks */ | |
431 | ||
432 | struct pci_dev *lpc_bridge; | |
433 | u16 trueid; | |
434 | u8 prefctl; | |
435 | u8 idecfg; | |
1da177e4 LT |
436 | |
437 | pci_read_config_byte(dev, 0x4a, &idecfg); | |
438 | pci_write_config_byte(dev, 0x4a, idecfg | 0x10); | |
439 | pci_read_config_word(dev, PCI_DEVICE_ID, &trueid); | |
440 | pci_write_config_byte(dev, 0x4a, idecfg); | |
441 | ||
442 | if (trueid == 0x5517) { /* SiS 961/961B */ | |
443 | ||
b1489009 | 444 | lpc_bridge = pci_get_slot(dev->bus, 0x10); /* Bus 0, Dev 2, Fn 0 */ |
1da177e4 | 445 | pci_read_config_byte(dev, 0x49, &prefctl); |
b1489009 | 446 | pci_dev_put(lpc_bridge); |
1da177e4 | 447 | |
44c10138 | 448 | if (lpc_bridge->revision == 0x10 && (prefctl & 0x80)) { |
1da177e4 LT |
449 | printk(KERN_INFO "SIS5513: SiS 961B MuTIOL IDE UDMA133 controller\n"); |
450 | chipset_family = ATA_133a; | |
451 | } else { | |
452 | printk(KERN_INFO "SIS5513: SiS 961 MuTIOL IDE UDMA100 controller\n"); | |
453 | chipset_family = ATA_100; | |
454 | } | |
455 | } | |
456 | } | |
457 | ||
458 | if (!chipset_family) | |
459 | return -1; | |
460 | ||
461 | /* Make general config ops here | |
462 | 1/ tell IDE channels to operate in Compatibility mode only | |
463 | 2/ tell old chips to allow per drive IDE timings */ | |
464 | ||
465 | { | |
466 | u8 reg; | |
467 | u16 regw; | |
468 | ||
469 | switch(chipset_family) { | |
470 | case ATA_133: | |
471 | /* SiS962 operation mode */ | |
472 | pci_read_config_word(dev, 0x50, ®w); | |
473 | if (regw & 0x08) | |
474 | pci_write_config_word(dev, 0x50, regw&0xfff7); | |
475 | pci_read_config_word(dev, 0x52, ®w); | |
476 | if (regw & 0x08) | |
477 | pci_write_config_word(dev, 0x52, regw&0xfff7); | |
478 | break; | |
479 | case ATA_133a: | |
480 | case ATA_100: | |
481 | /* Fixup latency */ | |
482 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x80); | |
483 | /* Set compatibility bit */ | |
484 | pci_read_config_byte(dev, 0x49, ®); | |
485 | if (!(reg & 0x01)) { | |
486 | pci_write_config_byte(dev, 0x49, reg|0x01); | |
487 | } | |
488 | break; | |
489 | case ATA_100a: | |
490 | case ATA_66: | |
491 | /* Fixup latency */ | |
492 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x10); | |
493 | ||
494 | /* On ATA_66 chips the bit was elsewhere */ | |
495 | pci_read_config_byte(dev, 0x52, ®); | |
496 | if (!(reg & 0x04)) { | |
497 | pci_write_config_byte(dev, 0x52, reg|0x04); | |
498 | } | |
499 | break; | |
500 | case ATA_33: | |
501 | /* On ATA_33 we didn't have a single bit to set */ | |
502 | pci_read_config_byte(dev, 0x09, ®); | |
503 | if ((reg & 0x0f) != 0x00) { | |
504 | pci_write_config_byte(dev, 0x09, reg&0xf0); | |
505 | } | |
506 | case ATA_16: | |
507 | /* force per drive recovery and active timings | |
508 | needed on ATA_33 and below chips */ | |
509 | pci_read_config_byte(dev, 0x52, ®); | |
510 | if (!(reg & 0x08)) { | |
511 | pci_write_config_byte(dev, 0x52, reg|0x08); | |
512 | } | |
513 | break; | |
514 | } | |
1da177e4 LT |
515 | } |
516 | ||
517 | return 0; | |
518 | } | |
519 | ||
f2befd9e BZ |
520 | struct sis_laptop { |
521 | u16 device; | |
522 | u16 subvendor; | |
523 | u16 subdevice; | |
524 | }; | |
525 | ||
526 | static const struct sis_laptop sis_laptop[] = { | |
527 | /* devid, subvendor, subdev */ | |
528 | { 0x5513, 0x1043, 0x1107 }, /* ASUS A6K */ | |
1955f681 | 529 | { 0x5513, 0x1734, 0x105f }, /* FSC Amilo A1630 */ |
f2befd9e BZ |
530 | /* end marker */ |
531 | { 0, } | |
532 | }; | |
533 | ||
49521f97 | 534 | static u8 __devinit ata66_sis5513(ide_hwif_t *hwif) |
1da177e4 | 535 | { |
f2befd9e BZ |
536 | struct pci_dev *pdev = hwif->pci_dev; |
537 | const struct sis_laptop *lap = &sis_laptop[0]; | |
1da177e4 LT |
538 | u8 ata66 = 0; |
539 | ||
f2befd9e BZ |
540 | while (lap->device) { |
541 | if (lap->device == pdev->device && | |
542 | lap->subvendor == pdev->subsystem_vendor && | |
543 | lap->subdevice == pdev->subsystem_device) | |
544 | return ATA_CBL_PATA40_SHORT; | |
545 | lap++; | |
546 | } | |
547 | ||
1da177e4 LT |
548 | if (chipset_family >= ATA_133) { |
549 | u16 regw = 0; | |
550 | u16 reg_addr = hwif->channel ? 0x52: 0x50; | |
551 | pci_read_config_word(hwif->pci_dev, reg_addr, ®w); | |
552 | ata66 = (regw & 0x8000) ? 0 : 1; | |
553 | } else if (chipset_family >= ATA_66) { | |
554 | u8 reg48h = 0; | |
555 | u8 mask = hwif->channel ? 0x20 : 0x10; | |
556 | pci_read_config_byte(hwif->pci_dev, 0x48, ®48h); | |
557 | ata66 = (reg48h & mask) ? 0 : 1; | |
558 | } | |
49521f97 BZ |
559 | |
560 | return ata66 ? ATA_CBL_PATA80 : ATA_CBL_PATA40; | |
1da177e4 LT |
561 | } |
562 | ||
2b0c4bed | 563 | static void __devinit init_hwif_sis5513 (ide_hwif_t *hwif) |
1da177e4 | 564 | { |
18137207 BZ |
565 | u8 udma_rates[] = { 0x00, 0x00, 0x07, 0x1f, 0x3f, 0x3f, 0x7f, 0x7f }; |
566 | ||
1da177e4 LT |
567 | if (!hwif->irq) |
568 | hwif->irq = hwif->channel ? 15 : 14; | |
569 | ||
26bcb879 | 570 | hwif->set_pio_mode = &sis_set_pio_mode; |
88b2b32b | 571 | hwif->set_dma_mode = &sis_set_dma_mode; |
1da177e4 | 572 | |
3160d541 BZ |
573 | if (chipset_family >= ATA_133) |
574 | hwif->udma_filter = sis5513_ata133_udma_filter; | |
575 | ||
4960ab7c BZ |
576 | hwif->drives[0].autotune = 1; |
577 | hwif->drives[1].autotune = 1; | |
578 | ||
579 | if (hwif->dma_base == 0) | |
1da177e4 | 580 | return; |
1da177e4 | 581 | |
18137207 | 582 | hwif->ultra_mask = udma_rates[chipset_family]; |
1da177e4 | 583 | hwif->mwdma_mask = 0x07; |
1da177e4 | 584 | |
49521f97 BZ |
585 | if (hwif->cbl != ATA_CBL_PATA40_SHORT) |
586 | hwif->cbl = ata66_sis5513(hwif); | |
1da177e4 LT |
587 | } |
588 | ||
589 | static ide_pci_device_t sis5513_chipset __devinitdata = { | |
590 | .name = "SIS5513", | |
591 | .init_chipset = init_chipset_sis5513, | |
592 | .init_hwif = init_hwif_sis5513, | |
1da177e4 | 593 | .enablebits = {{0x4a,0x02,0x02}, {0x4a,0x04,0x04}}, |
47b68788 | 594 | .host_flags = IDE_HFLAG_NO_AUTODMA | IDE_HFLAG_BOOTABLE, |
4099d143 | 595 | .pio_mask = ATA_PIO4, |
1da177e4 LT |
596 | }; |
597 | ||
598 | static int __devinit sis5513_init_one(struct pci_dev *dev, const struct pci_device_id *id) | |
599 | { | |
600 | return ide_setup_pci_device(dev, &sis5513_chipset); | |
601 | } | |
602 | ||
9cbcc5e3 BZ |
603 | static const struct pci_device_id sis5513_pci_tbl[] = { |
604 | { PCI_VDEVICE(SI, PCI_DEVICE_ID_SI_5513), 0 }, | |
605 | { PCI_VDEVICE(SI, PCI_DEVICE_ID_SI_5518), 0 }, | |
606 | { PCI_VDEVICE(SI, PCI_DEVICE_ID_SI_1180), 0 }, | |
1da177e4 LT |
607 | { 0, }, |
608 | }; | |
609 | MODULE_DEVICE_TABLE(pci, sis5513_pci_tbl); | |
610 | ||
611 | static struct pci_driver driver = { | |
612 | .name = "SIS_IDE", | |
613 | .id_table = sis5513_pci_tbl, | |
614 | .probe = sis5513_init_one, | |
615 | }; | |
616 | ||
82ab1eec | 617 | static int __init sis5513_ide_init(void) |
1da177e4 LT |
618 | { |
619 | return ide_pci_register_driver(&driver); | |
620 | } | |
621 | ||
622 | module_init(sis5513_ide_init); | |
623 | ||
624 | MODULE_AUTHOR("Lionel Bouton, L C Chang, Andre Hedrick, Vojtech Pavlik"); | |
625 | MODULE_DESCRIPTION("PCI driver module for SIS IDE"); | |
626 | MODULE_LICENSE("GPL"); | |
627 | ||
628 | /* | |
629 | * TODO: | |
630 | * - CLEANUP | |
631 | * - Use drivers/ide/ide-timing.h ! | |
632 | * - More checks in the config registers (force values instead of | |
633 | * relying on the BIOS setting them correctly). | |
634 | * - Further optimisations ? | |
635 | * . for example ATA66+ regs 0x48 & 0x4A | |
636 | */ |