]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/ide/ppc/scc_pata.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ide: use PIO/MMIO operations directly where possible (v2)
[mirror_ubuntu-artful-kernel.git] / drivers / ide / ppc / scc_pata.c
CommitLineData
bde18a2e
KI		 1/*
2 * Support for IDE interfaces on Celleb platform
3 *
4 * (C) Copyright 2006 TOSHIBA CORPORATION
5 *
6 * This code is based on drivers/ide/pci/siimage.c:
7 * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
8 * Copyright (C) 2003 Red Hat <alan@redhat.com>
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License along
21 * with this program; if not, write to the Free Software Foundation, Inc.,
22 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
23 */
24
25#include <linux/types.h>
26#include <linux/module.h>
27#include <linux/pci.h>
28#include <linux/delay.h>
29#include <linux/hdreg.h>
30#include <linux/ide.h>
31#include <linux/init.h>
32
33#define PCI_DEVICE_ID_TOSHIBA_SCC_ATA 0x01b4
34
35#define SCC_PATA_NAME "scc IDE"
36
37#define TDVHSEL_MASTER 0x00000001
38#define TDVHSEL_SLAVE 0x00000004
39
40#define MODE_JCUSFEN 0x00000080
41
42#define CCKCTRL_ATARESET 0x00040000
43#define CCKCTRL_BUFCNT 0x00020000
44#define CCKCTRL_CRST 0x00010000
45#define CCKCTRL_OCLKEN 0x00000100
46#define CCKCTRL_ATACLKOEN 0x00000002
47#define CCKCTRL_LCLKEN 0x00000001
48
49#define QCHCD_IOS_SS 0x00000001
50
51#define QCHSD_STPDIAG 0x00020000
52
53#define INTMASK_MSK 0xD1000012
54#define INTSTS_SERROR 0x80000000
55#define INTSTS_PRERR 0x40000000
56#define INTSTS_RERR 0x10000000
57#define INTSTS_ICERR 0x01000000
58#define INTSTS_BMSINT 0x00000010
59#define INTSTS_BMHE 0x00000008
60#define INTSTS_IOIRQS 0x00000004
61#define INTSTS_INTRQ 0x00000002
62#define INTSTS_ACTEINT 0x00000001
63
64#define ECMODE_VALUE 0x01
65
66static struct scc_ports {
67 unsigned long ctl, dma;
68 unsigned char hwif_id; /* for removing hwif from system */
69} scc_ports[MAX_HWIFS];
70
71/* PIO transfer mode table */
72/* JCHST */
73static unsigned long JCHSTtbl[2][7] = {
74 {0x0E, 0x05, 0x02, 0x03, 0x02, 0x00, 0x00}, /* 100MHz */
75 {0x13, 0x07, 0x04, 0x04, 0x03, 0x00, 0x00} /* 133MHz */
76};
77
78/* JCHHT */
79static unsigned long JCHHTtbl[2][7] = {
80 {0x0E, 0x02, 0x02, 0x02, 0x02, 0x00, 0x00}, /* 100MHz */
81 {0x13, 0x03, 0x03, 0x03, 0x03, 0x00, 0x00} /* 133MHz */
82};
83
84/* JCHCT */
85static unsigned long JCHCTtbl[2][7] = {
86 {0x1D, 0x1D, 0x1C, 0x0B, 0x06, 0x00, 0x00}, /* 100MHz */
87 {0x27, 0x26, 0x26, 0x0E, 0x09, 0x00, 0x00} /* 133MHz */
88};
89
90
91/* DMA transfer mode table */
92/* JCHDCTM/JCHDCTS */
93static unsigned long JCHDCTxtbl[2][7] = {
94 {0x0A, 0x06, 0x04, 0x03, 0x01, 0x00, 0x00}, /* 100MHz */
95 {0x0E, 0x09, 0x06, 0x04, 0x02, 0x01, 0x00} /* 133MHz */
96};
97
98/* JCSTWTM/JCSTWTS */
99static unsigned long JCSTWTxtbl[2][7] = {
100 {0x06, 0x04, 0x03, 0x02, 0x02, 0x02, 0x00}, /* 100MHz */
101 {0x09, 0x06, 0x04, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
102};
103
104/* JCTSS */
105static unsigned long JCTSStbl[2][7] = {
106 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x00}, /* 100MHz */
107 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x05} /* 133MHz */
108};
109
110/* JCENVT */
111static unsigned long JCENVTtbl[2][7] = {
112 {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00}, /* 100MHz */
113 {0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
114};
115
116/* JCACTSELS/JCACTSELM */
117static unsigned long JCACTSELtbl[2][7] = {
118 {0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x00}, /* 100MHz */
119 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01} /* 133MHz */
120};
121
122
123static u8 scc_ide_inb(unsigned long port)
124{
125 u32 data = in_be32((void*)port);
126 return (u8)data;
127}
128
129static u16 scc_ide_inw(unsigned long port)
130{
131 u32 data = in_be32((void*)port);
132 return (u16)data;
133}
134
bde18a2e
KI		 135static void scc_ide_insw(unsigned long port, void *addr, u32 count)
136{
137 u16 *ptr = (u16 *)addr;
138 while (count--) {
139 *ptr++ = le16_to_cpu(in_be32((void*)port));
140 }
141}
142
143static void scc_ide_insl(unsigned long port, void *addr, u32 count)
144{
145 u16 *ptr = (u16 *)addr;
146 while (count--) {
147 *ptr++ = le16_to_cpu(in_be32((void*)port));
148 *ptr++ = le16_to_cpu(in_be32((void*)port));
149 }
150}
151
152static void scc_ide_outb(u8 addr, unsigned long port)
153{
154 out_be32((void*)port, addr);
155}
156
157static void scc_ide_outw(u16 addr, unsigned long port)
158{
159 out_be32((void*)port, addr);
160}
161
bde18a2e
KI		 162static void
163scc_ide_outbsync(ide_drive_t * drive, u8 addr, unsigned long port)
164{
165 ide_hwif_t *hwif = HWIF(drive);
166
167 out_be32((void*)port, addr);
168 __asm__ __volatile__("eieio":::"memory");
169 in_be32((void*)(hwif->dma_base + 0x01c));
170 __asm__ __volatile__("eieio":::"memory");
171}
172
173static void
174scc_ide_outsw(unsigned long port, void *addr, u32 count)
175{
176 u16 *ptr = (u16 *)addr;
177 while (count--) {
178 out_be32((void*)port, cpu_to_le16(*ptr++));
179 }
180}
181
182static void
183scc_ide_outsl(unsigned long port, void *addr, u32 count)
184{
185 u16 *ptr = (u16 *)addr;
186 while (count--) {
187 out_be32((void*)port, cpu_to_le16(*ptr++));
188 out_be32((void*)port, cpu_to_le16(*ptr++));
189 }
190}
191
192/**
193 * scc_ratemask - Compute available modes
194 * @drive: IDE drive
195 *
196 * Compute the available speeds for the devices on the interface.
197 * Enforce UDMA33 as a limit if there is no 80pin cable present.
198 */
199
200static u8 scc_ratemask(ide_drive_t *drive)
201{
202 u8 mode = 4;
203
204 if (!eighty_ninty_three(drive))
205 mode = min(mode, (u8)1);
206 return mode;
207}
208
209/**
210 * scc_tuneproc - tune a drive PIO mode
211 * @drive: drive to tune
212 * @mode_wanted: the target operating mode
213 *
214 * Load the timing settings for this device mode into the
215 * controller.
216 */
217
218static void scc_tuneproc(ide_drive_t *drive, byte mode_wanted)
219{
220 ide_hwif_t *hwif = HWIF(drive);
221 struct scc_ports *ports = ide_get_hwifdata(hwif);
222 unsigned long ctl_base = ports->ctl;
223 unsigned long cckctrl_port = ctl_base + 0xff0;
224 unsigned long piosht_port = ctl_base + 0x000;
225 unsigned long pioct_port = ctl_base + 0x004;
226 unsigned long reg;
227 unsigned char speed = XFER_PIO_0;
228 int offset;
229
230 mode_wanted = ide_get_best_pio_mode(drive, mode_wanted, 4, NULL);
231 switch (mode_wanted) {
232 case 4:
233 speed = XFER_PIO_4;
234 break;
235 case 3:
236 speed = XFER_PIO_3;
237 break;
238 case 2:
239 speed = XFER_PIO_2;
240 break;
241 case 1:
242 speed = XFER_PIO_1;
243 break;
244 case 0:
245 default:
246 speed = XFER_PIO_0;
247 break;
248 }
249
0ecdca26 250 reg = in_be32((void __iomem *)cckctrl_port);
bde18a2e
KI		 251 if (reg & CCKCTRL_ATACLKOEN) {
252 offset = 1; /* 133MHz */
253 } else {
254 offset = 0; /* 100MHz */
255 }
256 reg = JCHSTtbl[offset][mode_wanted] << 16 | JCHHTtbl[offset][mode_wanted];
0ecdca26 257 out_be32((void __iomem *)piosht_port, reg);
bde18a2e 258 reg = JCHCTtbl[offset][mode_wanted];
0ecdca26 259 out_be32((void __iomem *)pioct_port, reg);
bde18a2e
KI		 260
261 ide_config_drive_speed(drive, speed);
262}
263
264/**
265 * scc_tune_chipset - tune a drive DMA mode
266 * @drive: Drive to set up
267 * @xferspeed: speed we want to achieve
268 *
269 * Load the timing settings for this device mode into the
270 * controller.
271 */
272
273static int scc_tune_chipset(ide_drive_t *drive, byte xferspeed)
274{
275 ide_hwif_t *hwif = HWIF(drive);
276 u8 speed = ide_rate_filter(scc_ratemask(drive), xferspeed);
277 struct scc_ports *ports = ide_get_hwifdata(hwif);
278 unsigned long ctl_base = ports->ctl;
279 unsigned long cckctrl_port = ctl_base + 0xff0;
280 unsigned long mdmact_port = ctl_base + 0x008;
281 unsigned long mcrcst_port = ctl_base + 0x00c;
282 unsigned long sdmact_port = ctl_base + 0x010;
283 unsigned long scrcst_port = ctl_base + 0x014;
284 unsigned long udenvt_port = ctl_base + 0x018;
285 unsigned long tdvhsel_port = ctl_base + 0x020;
286 int is_slave = (&hwif->drives[1] == drive);
287 int offset, idx;
288 unsigned long reg;
289 unsigned long jcactsel;
290
0ecdca26 291 reg = in_be32((void __iomem *)cckctrl_port);
bde18a2e
KI		 292 if (reg & CCKCTRL_ATACLKOEN) {
293 offset = 1; /* 133MHz */
294 } else {
295 offset = 0; /* 100MHz */
296 }
297
298 switch (speed) {
299 case XFER_UDMA_6:
300 idx = 6;
301 break;
302 case XFER_UDMA_5:
303 idx = 5;
304 break;
305 case XFER_UDMA_4:
306 idx = 4;
307 break;
308 case XFER_UDMA_3:
309 idx = 3;
310 break;
311 case XFER_UDMA_2:
312 idx = 2;
313 break;
314 case XFER_UDMA_1:
315 idx = 1;
316 break;
317 case XFER_UDMA_0:
318 idx = 0;
319 break;
320 default:
321 return 1;
322 }
323
324 jcactsel = JCACTSELtbl[offset][idx];
325 if (is_slave) {
0ecdca26
BZ		 326 out_be32((void __iomem *)sdmact_port, JCHDCTxtbl[offset][idx]);
327 out_be32((void __iomem *)scrcst_port, JCSTWTxtbl[offset][idx]);
328 jcactsel = jcactsel << 2;
329 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_SLAVE) | jcactsel);
bde18a2e 330 } else {
0ecdca26
BZ		 331 out_be32((void __iomem *)mdmact_port, JCHDCTxtbl[offset][idx]);
332 out_be32((void __iomem *)mcrcst_port, JCSTWTxtbl[offset][idx]);
333 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_MASTER) | jcactsel);
bde18a2e
KI		 334 }
335 reg = JCTSStbl[offset][idx] << 16 | JCENVTtbl[offset][idx];
0ecdca26 336 out_be32((void __iomem *)udenvt_port, reg);
bde18a2e
KI		 337
338 return ide_config_drive_speed(drive, speed);
339}
340
341/**
342 * scc_config_chipset_for_dma - configure for DMA
343 * @drive: drive to configure
344 *
345 * Called by scc_config_drive_for_dma().
346 */
347
348static int scc_config_chipset_for_dma(ide_drive_t *drive)
349{
350 u8 speed = ide_dma_speed(drive, scc_ratemask(drive));
351
352 if (!speed)
353 return 0;
354
056a697b 355 if (scc_tune_chipset(drive, speed))
bde18a2e
KI		 356 return 0;
357
bde18a2e
KI		 358 return ide_dma_enable(drive);
359}
360
361/**
362 * scc_configure_drive_for_dma - set up for DMA transfers
363 * @drive: drive we are going to set up
364 *
365 * Set up the drive for DMA, tune the controller and drive as
366 * required.
367 * If the drive isn't suitable for DMA or we hit other problems
368 * then we will drop down to PIO and set up PIO appropriately.
369 * (return 1)
370 */
371
372static int scc_config_drive_for_dma(ide_drive_t *drive)
373{
374 ide_hwif_t *hwif = HWIF(drive);
bde18a2e 375
7569e8dc
BZ		 376 if (ide_use_dma(drive) && scc_config_chipset_for_dma(drive))
377 return hwif->ide_dma_on(drive);
378
379 if (ide_use_fast_pio(drive)) {
bde18a2e
KI		 380 hwif->tuneproc(drive, 4);
381 hwif->ide_dma_off_quietly(drive);
382 }
383 return 1; /* DMA is not supported */
384}
385
0ecdca26
BZ		 386/**
387 * scc_ide_dma_setup - begin a DMA phase
388 * @drive: target device
389 *
390 * Build an IDE DMA PRD (IDE speak for scatter gather table)
391 * and then set up the DMA transfer registers.
392 *
393 * Returns 0 on success. If a PIO fallback is required then 1
394 * is returned.
395 */
396
397static int scc_dma_setup(ide_drive_t *drive)
398{
399 ide_hwif_t *hwif = drive->hwif;
400 struct request *rq = HWGROUP(drive)->rq;
401 unsigned int reading;
402 u8 dma_stat;
403
404 if (rq_data_dir(rq))
405 reading = 0;
406 else
407 reading = 1 << 3;
408
409 /* fall back to pio! */
410 if (!ide_build_dmatable(drive, rq)) {
411 ide_map_sg(drive, rq);
412 return 1;
413 }
414
415 /* PRD table */
416 out_be32((void __iomem *)hwif->dma_prdtable, hwif->dmatable_dma);
417
418 /* specify r/w */
419 out_be32((void __iomem *)hwif->dma_command, reading);
420
421 /* read dma_status for INTR & ERROR flags */
422 dma_stat = in_be32((void __iomem *)hwif->dma_status);
423
424 /* clear INTR & ERROR flags */
425 out_be32((void __iomem *)hwif->dma_status, dma_stat|6);
426 drive->waiting_for_dma = 1;
427 return 0;
428}
429
430
bde18a2e
KI		 431/**
432 * scc_ide_dma_end - Stop DMA
433 * @drive: IDE drive
434 *
435 * Check and clear INT Status register.
436 * Then call __ide_dma_end().
437 */
438
439static int scc_ide_dma_end(ide_drive_t * drive)
440{
441 ide_hwif_t *hwif = HWIF(drive);
442 unsigned long intsts_port = hwif->dma_base + 0x014;
443 u32 reg;
444
445 while (1) {
0ecdca26 446 reg = in_be32((void __iomem *)intsts_port);
bde18a2e
KI		 447
448 if (reg & INTSTS_SERROR) {
449 printk(KERN_WARNING "%s: SERROR\n", SCC_PATA_NAME);
0ecdca26 450 out_be32((void __iomem *)intsts_port, INTSTS_SERROR|INTSTS_BMSINT);
bde18a2e 451
0ecdca26 452 out_be32((void __iomem *)hwif->dma_command, in_be32((void __iomem *)hwif->dma_command) & ~QCHCD_IOS_SS);
bde18a2e
KI		 453 continue;
454 }
455
456 if (reg & INTSTS_PRERR) {
457 u32 maea0, maec0;
458 unsigned long ctl_base = hwif->config_data;
459
0ecdca26
BZ		 460 maea0 = in_be32((void __iomem *)(ctl_base + 0xF50));
461 maec0 = in_be32((void __iomem *)(ctl_base + 0xF54));
bde18a2e
KI		 462
463 printk(KERN_WARNING "%s: PRERR [addr:%x cmd:%x]\n", SCC_PATA_NAME, maea0, maec0);
464
0ecdca26 465 out_be32((void __iomem *)intsts_port, INTSTS_PRERR|INTSTS_BMSINT);
bde18a2e 466
0ecdca26 467 out_be32((void __iomem *)hwif->dma_command, in_be32((void __iomem *)hwif->dma_command) & ~QCHCD_IOS_SS);
bde18a2e
KI		 468 continue;
469 }
470
471 if (reg & INTSTS_RERR) {
472 printk(KERN_WARNING "%s: Response Error\n", SCC_PATA_NAME);
0ecdca26 473 out_be32((void __iomem *)intsts_port, INTSTS_RERR|INTSTS_BMSINT);
bde18a2e 474
0ecdca26 475 out_be32((void __iomem *)hwif->dma_command, in_be32((void __iomem *)hwif->dma_command) & ~QCHCD_IOS_SS);
bde18a2e
KI		 476 continue;
477 }
478
479 if (reg & INTSTS_ICERR) {
0ecdca26 480 out_be32((void __iomem *)hwif->dma_command, in_be32((void __iomem *)hwif->dma_command) & ~QCHCD_IOS_SS);
bde18a2e
KI		 481
482 printk(KERN_WARNING "%s: Illegal Configuration\n", SCC_PATA_NAME);
0ecdca26 483 out_be32((void __iomem *)intsts_port, INTSTS_ICERR|INTSTS_BMSINT);
bde18a2e
KI		 484 continue;
485 }
486
487 if (reg & INTSTS_BMSINT) {
488 printk(KERN_WARNING "%s: Internal Bus Error\n", SCC_PATA_NAME);
0ecdca26 489 out_be32((void __iomem *)intsts_port, INTSTS_BMSINT);
bde18a2e
KI		 490
491 ide_do_reset(drive);
492 continue;
493 }
494
495 if (reg & INTSTS_BMHE) {
0ecdca26 496 out_be32((void __iomem *)intsts_port, INTSTS_BMHE);
bde18a2e
KI		 497 continue;
498 }
499
500 if (reg & INTSTS_ACTEINT) {
0ecdca26 501 out_be32((void __iomem *)intsts_port, INTSTS_ACTEINT);
bde18a2e
KI		 502 continue;
503 }
504
505 if (reg & INTSTS_IOIRQS) {
0ecdca26 506 out_be32((void __iomem *)intsts_port, INTSTS_IOIRQS);
bde18a2e
KI		 507 continue;
508 }
509 break;
510 }
511
512 return __ide_dma_end(drive);
513}
514
515/**
516 * setup_mmio_scc - map CTRL/BMID region
517 * @dev: PCI device we are configuring
518 * @name: device name
519 *
520 */
521
522static int setup_mmio_scc (struct pci_dev *dev, const char *name)
523{
524 unsigned long ctl_base = pci_resource_start(dev, 0);
525 unsigned long dma_base = pci_resource_start(dev, 1);
526 unsigned long ctl_size = pci_resource_len(dev, 0);
527 unsigned long dma_size = pci_resource_len(dev, 1);
528 void *ctl_addr;
529 void *dma_addr;
530 int i;
531
532 for (i = 0; i < MAX_HWIFS; i++) {
533 if (scc_ports[i].ctl == 0)
534 break;
535 }
536 if (i >= MAX_HWIFS)
537 return -ENOMEM;
538
539 if (!request_mem_region(ctl_base, ctl_size, name)) {
540 printk(KERN_WARNING "%s: IDE controller MMIO ports not available.\n", SCC_PATA_NAME);
541 goto fail_0;
542 }
543
544 if (!request_mem_region(dma_base, dma_size, name)) {
545 printk(KERN_WARNING "%s: IDE controller MMIO ports not available.\n", SCC_PATA_NAME);
546 goto fail_1;
547 }
548
549 if ((ctl_addr = ioremap(ctl_base, ctl_size)) == NULL)
550 goto fail_2;
551
552 if ((dma_addr = ioremap(dma_base, dma_size)) == NULL)
553 goto fail_3;
554
555 pci_set_master(dev);
556 scc_ports[i].ctl = (unsigned long)ctl_addr;
557 scc_ports[i].dma = (unsigned long)dma_addr;
558 pci_set_drvdata(dev, (void *) &scc_ports[i]);
559
560 return 1;
561
562 fail_3:
563 iounmap(ctl_addr);
564 fail_2:
565 release_mem_region(dma_base, dma_size);
566 fail_1:
567 release_mem_region(ctl_base, ctl_size);
568 fail_0:
569 return -ENOMEM;
570}
571
572/**
573 * init_setup_scc - set up an SCC PATA Controller
574 * @dev: PCI device
575 * @d: IDE PCI device
576 *
577 * Perform the initial set up for this device.
578 */
579
580static int __devinit init_setup_scc(struct pci_dev *dev, ide_pci_device_t *d)
581{
582 unsigned long ctl_base;
583 unsigned long dma_base;
584 unsigned long cckctrl_port;
585 unsigned long intmask_port;
586 unsigned long mode_port;
587 unsigned long ecmode_port;
588 unsigned long dma_status_port;
589 u32 reg = 0;
590 struct scc_ports *ports;
591 int rc;
592
593 rc = setup_mmio_scc(dev, d->name);
594 if (rc < 0) {
595 return rc;
596 }
597
598 ports = pci_get_drvdata(dev);
599 ctl_base = ports->ctl;
600 dma_base = ports->dma;
601 cckctrl_port = ctl_base + 0xff0;
602 intmask_port = dma_base + 0x010;
603 mode_port = ctl_base + 0x024;
604 ecmode_port = ctl_base + 0xf00;
605 dma_status_port = dma_base + 0x004;
606
607 /* controller initialization */
608 reg = 0;
609 out_be32((void*)cckctrl_port, reg);
610 reg |= CCKCTRL_ATACLKOEN;
611 out_be32((void*)cckctrl_port, reg);
612 reg |= CCKCTRL_LCLKEN | CCKCTRL_OCLKEN;
613 out_be32((void*)cckctrl_port, reg);
614 reg |= CCKCTRL_CRST;
615 out_be32((void*)cckctrl_port, reg);
616
617 for (;;) {
618 reg = in_be32((void*)cckctrl_port);
619 if (reg & CCKCTRL_CRST)
620 break;
621 udelay(5000);
622 }
623
624 reg |= CCKCTRL_ATARESET;
625 out_be32((void*)cckctrl_port, reg);
626
627 out_be32((void*)ecmode_port, ECMODE_VALUE);
628 out_be32((void*)mode_port, MODE_JCUSFEN);
629 out_be32((void*)intmask_port, INTMASK_MSK);
630
631 return ide_setup_pci_device(dev, d);
632}
633
634/**
635 * init_mmio_iops_scc - set up the iops for MMIO
636 * @hwif: interface to set up
637 *
638 */
639
640static void __devinit init_mmio_iops_scc(ide_hwif_t *hwif)
641{
642 struct pci_dev *dev = hwif->pci_dev;
643 struct scc_ports *ports = pci_get_drvdata(dev);
644 unsigned long dma_base = ports->dma;
645
646 ide_set_hwifdata(hwif, ports);
647
648 hwif->INB = scc_ide_inb;
649 hwif->INW = scc_ide_inw;
bde18a2e
KI		 650 hwif->INSW = scc_ide_insw;
651 hwif->INSL = scc_ide_insl;
652 hwif->OUTB = scc_ide_outb;
653 hwif->OUTBSYNC = scc_ide_outbsync;
654 hwif->OUTW = scc_ide_outw;
bde18a2e
KI		 655 hwif->OUTSW = scc_ide_outsw;
656 hwif->OUTSL = scc_ide_outsl;
657
658 hwif->io_ports[IDE_DATA_OFFSET] = dma_base + 0x20;
659 hwif->io_ports[IDE_ERROR_OFFSET] = dma_base + 0x24;
660 hwif->io_ports[IDE_NSECTOR_OFFSET] = dma_base + 0x28;
661 hwif->io_ports[IDE_SECTOR_OFFSET] = dma_base + 0x2c;
662 hwif->io_ports[IDE_LCYL_OFFSET] = dma_base + 0x30;
663 hwif->io_ports[IDE_HCYL_OFFSET] = dma_base + 0x34;
664 hwif->io_ports[IDE_SELECT_OFFSET] = dma_base + 0x38;
665 hwif->io_ports[IDE_STATUS_OFFSET] = dma_base + 0x3c;
666 hwif->io_ports[IDE_CONTROL_OFFSET] = dma_base + 0x40;
667
668 hwif->irq = hwif->pci_dev->irq;
669 hwif->dma_base = dma_base;
670 hwif->config_data = ports->ctl;
671 hwif->mmio = 2;
672}
673
674/**
675 * init_iops_scc - set up iops
676 * @hwif: interface to set up
677 *
678 * Do the basic setup for the SCC hardware interface
679 * and then do the MMIO setup.
680 */
681
682static void __devinit init_iops_scc(ide_hwif_t *hwif)
683{
684 struct pci_dev *dev = hwif->pci_dev;
685 hwif->hwif_data = NULL;
686 if (pci_get_drvdata(dev) == NULL)
687 return;
688 init_mmio_iops_scc(hwif);
689}
690
691/**
692 * init_hwif_scc - set up hwif
693 * @hwif: interface to set up
694 *
695 * We do the basic set up of the interface structure. The SCC
696 * requires several custom handlers so we override the default
697 * ide DMA handlers appropriately.
698 */
699
700static void __devinit init_hwif_scc(ide_hwif_t *hwif)
701{
702 struct scc_ports *ports = ide_get_hwifdata(hwif);
703
704 ports->hwif_id = hwif->index;
705
706 hwif->dma_command = hwif->dma_base;
707 hwif->dma_status = hwif->dma_base + 0x04;
708 hwif->dma_prdtable = hwif->dma_base + 0x08;
709
0ecdca26
BZ		 710 /* PTERADD */
711 out_be32((void __iomem *)(hwif->dma_base + 0x018), hwif->dmatable_dma);
bde18a2e 712
0ecdca26 713 hwif->dma_setup = scc_dma_setup;
bde18a2e
KI		 714 hwif->ide_dma_end = scc_ide_dma_end;
715 hwif->speedproc = scc_tune_chipset;
716 hwif->tuneproc = scc_tuneproc;
717 hwif->ide_dma_check = scc_config_drive_for_dma;
718
719 hwif->drives[0].autotune = IDE_TUNE_AUTO;
720 hwif->drives[1].autotune = IDE_TUNE_AUTO;
721
0ecdca26 722 if (in_be32((void __iomem *)(hwif->config_data + 0xff0)) & CCKCTRL_ATACLKOEN) {
bde18a2e
KI		 723 hwif->ultra_mask = 0x7f; /* 133MHz */
724 } else {
725 hwif->ultra_mask = 0x3f; /* 100MHz */
726 }
727 hwif->mwdma_mask = 0x00;
728 hwif->swdma_mask = 0x00;
729 hwif->atapi_dma = 1;
730
731 /* we support 80c cable only. */
732 hwif->udma_four = 1;
733
734 hwif->autodma = 0;
735 if (!noautodma)
736 hwif->autodma = 1;
737 hwif->drives[0].autodma = hwif->autodma;
738 hwif->drives[1].autodma = hwif->autodma;
739}
740
741#define DECLARE_SCC_DEV(name_str) \
742 { \
743 .name = name_str, \
744 .init_setup = init_setup_scc, \
745 .init_iops = init_iops_scc, \
746 .init_hwif = init_hwif_scc, \
747 .channels = 1, \
748 .autodma = AUTODMA, \
749 .bootable = ON_BOARD, \
750 }
751
752static ide_pci_device_t scc_chipsets[] __devinitdata = {
753 /* 0 */ DECLARE_SCC_DEV("sccIDE"),
754};
755
756/**
757 * scc_init_one - pci layer discovery entry
758 * @dev: PCI device
759 * @id: ident table entry
760 *
761 * Called by the PCI code when it finds an SCC PATA controller.
762 * We then use the IDE PCI generic helper to do most of the work.
763 */
764
765static int __devinit scc_init_one(struct pci_dev *dev, const struct pci_device_id *id)
766{
767 ide_pci_device_t *d = &scc_chipsets[id->driver_data];
768 return d->init_setup(dev, d);
769}
770
771/**
772 * scc_remove - pci layer remove entry
773 * @dev: PCI device
774 *
775 * Called by the PCI code when it removes an SCC PATA controller.
776 */
777
778static void __devexit scc_remove(struct pci_dev *dev)
779{
780 struct scc_ports *ports = pci_get_drvdata(dev);
781 ide_hwif_t *hwif = &ide_hwifs[ports->hwif_id];
782 unsigned long ctl_base = pci_resource_start(dev, 0);
783 unsigned long dma_base = pci_resource_start(dev, 1);
784 unsigned long ctl_size = pci_resource_len(dev, 0);
785 unsigned long dma_size = pci_resource_len(dev, 1);
786
787 if (hwif->dmatable_cpu) {
788 pci_free_consistent(hwif->pci_dev,
789 PRD_ENTRIES * PRD_BYTES,
790 hwif->dmatable_cpu,
791 hwif->dmatable_dma);
792 hwif->dmatable_cpu = NULL;
793 }
794
795 ide_unregister(hwif->index);
796
797 hwif->chipset = ide_unknown;
798 iounmap((void*)ports->dma);
799 iounmap((void*)ports->ctl);
800 release_mem_region(dma_base, dma_size);
801 release_mem_region(ctl_base, ctl_size);
802 memset(ports, 0, sizeof(*ports));
803}
804
805static struct pci_device_id scc_pci_tbl[] = {
806 { PCI_VENDOR_ID_TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_SCC_ATA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
807 { 0, },
808};
809MODULE_DEVICE_TABLE(pci, scc_pci_tbl);
810
811static struct pci_driver driver = {
812 .name = "SCC IDE",
813 .id_table = scc_pci_tbl,
814 .probe = scc_init_one,
815 .remove = scc_remove,
816};
817
818static int scc_ide_init(void)
819{
820 return ide_pci_register_driver(&driver);
821}
822
823module_init(scc_ide_init);
824/* -- No exit code?
825static void scc_ide_exit(void)
826{
827 ide_pci_unregister_driver(&driver);
828}
829module_exit(scc_ide_exit);
830 */
831
832
833MODULE_DESCRIPTION("PCI driver module for Toshiba SCC IDE");
834MODULE_LICENSE("GPL");
Ubuntu Artful kernel mirror