]>
Commit | Line | Data |
---|---|---|
d1caa990 QS |
1 | /* ADC driver for sunxi platforms' (A10, A13 and A31) GPADC |
2 | * | |
3 | * Copyright (c) 2016 Quentin Schulz <quentin.schulz@free-electrons.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify it under | |
6 | * the terms of the GNU General Public License version 2 as published by the | |
7 | * Free Software Foundation. | |
8 | * | |
9 | * The Allwinner SoCs all have an ADC that can also act as a touchscreen | |
10 | * controller and a thermal sensor. | |
11 | * The thermal sensor works only when the ADC acts as a touchscreen controller | |
12 | * and is configured to throw an interrupt every fixed periods of time (let say | |
13 | * every X seconds). | |
14 | * One would be tempted to disable the IP on the hardware side rather than | |
15 | * disabling interrupts to save some power but that resets the internal clock of | |
16 | * the IP, resulting in having to wait X seconds every time we want to read the | |
17 | * value of the thermal sensor. | |
18 | * This is also the reason of using autosuspend in pm_runtime. If there was no | |
19 | * autosuspend, the thermal sensor would need X seconds after every | |
20 | * pm_runtime_get_sync to get a value from the ADC. The autosuspend allows the | |
21 | * thermal sensor to be requested again in a certain time span before it gets | |
22 | * shutdown for not being used. | |
23 | */ | |
24 | ||
25 | #include <linux/completion.h> | |
26 | #include <linux/interrupt.h> | |
27 | #include <linux/io.h> | |
28 | #include <linux/module.h> | |
29 | #include <linux/of.h> | |
30 | #include <linux/of_device.h> | |
31 | #include <linux/platform_device.h> | |
32 | #include <linux/pm_runtime.h> | |
33 | #include <linux/regmap.h> | |
34 | #include <linux/thermal.h> | |
35 | #include <linux/delay.h> | |
36 | ||
37 | #include <linux/iio/iio.h> | |
38 | #include <linux/iio/driver.h> | |
39 | #include <linux/iio/machine.h> | |
40 | #include <linux/mfd/sun4i-gpadc.h> | |
41 | ||
42 | static unsigned int sun4i_gpadc_chan_select(unsigned int chan) | |
43 | { | |
44 | return SUN4I_GPADC_CTRL1_ADC_CHAN_SELECT(chan); | |
45 | } | |
46 | ||
47 | static unsigned int sun6i_gpadc_chan_select(unsigned int chan) | |
48 | { | |
49 | return SUN6I_GPADC_CTRL1_ADC_CHAN_SELECT(chan); | |
50 | } | |
51 | ||
52 | struct gpadc_data { | |
53 | int temp_offset; | |
54 | int temp_scale; | |
55 | unsigned int tp_mode_en; | |
56 | unsigned int tp_adc_select; | |
57 | unsigned int (*adc_chan_select)(unsigned int chan); | |
58 | unsigned int adc_chan_mask; | |
59 | }; | |
60 | ||
61 | static const struct gpadc_data sun4i_gpadc_data = { | |
62 | .temp_offset = -1932, | |
63 | .temp_scale = 133, | |
64 | .tp_mode_en = SUN4I_GPADC_CTRL1_TP_MODE_EN, | |
65 | .tp_adc_select = SUN4I_GPADC_CTRL1_TP_ADC_SELECT, | |
66 | .adc_chan_select = &sun4i_gpadc_chan_select, | |
67 | .adc_chan_mask = SUN4I_GPADC_CTRL1_ADC_CHAN_MASK, | |
68 | }; | |
69 | ||
70 | static const struct gpadc_data sun5i_gpadc_data = { | |
71 | .temp_offset = -1447, | |
72 | .temp_scale = 100, | |
73 | .tp_mode_en = SUN4I_GPADC_CTRL1_TP_MODE_EN, | |
74 | .tp_adc_select = SUN4I_GPADC_CTRL1_TP_ADC_SELECT, | |
75 | .adc_chan_select = &sun4i_gpadc_chan_select, | |
76 | .adc_chan_mask = SUN4I_GPADC_CTRL1_ADC_CHAN_MASK, | |
77 | }; | |
78 | ||
79 | static const struct gpadc_data sun6i_gpadc_data = { | |
80 | .temp_offset = -1623, | |
81 | .temp_scale = 167, | |
82 | .tp_mode_en = SUN6I_GPADC_CTRL1_TP_MODE_EN, | |
83 | .tp_adc_select = SUN6I_GPADC_CTRL1_TP_ADC_SELECT, | |
84 | .adc_chan_select = &sun6i_gpadc_chan_select, | |
85 | .adc_chan_mask = SUN6I_GPADC_CTRL1_ADC_CHAN_MASK, | |
86 | }; | |
87 | ||
808a8b73 QS |
88 | static const struct gpadc_data sun8i_a33_gpadc_data = { |
89 | .temp_offset = -1662, | |
90 | .temp_scale = 162, | |
91 | .tp_mode_en = SUN8I_GPADC_CTRL1_CHOP_TEMP_EN, | |
92 | }; | |
93 | ||
d1caa990 QS |
94 | struct sun4i_gpadc_iio { |
95 | struct iio_dev *indio_dev; | |
96 | struct completion completion; | |
97 | int temp_data; | |
98 | u32 adc_data; | |
99 | struct regmap *regmap; | |
100 | unsigned int fifo_data_irq; | |
101 | atomic_t ignore_fifo_data_irq; | |
102 | unsigned int temp_data_irq; | |
103 | atomic_t ignore_temp_data_irq; | |
104 | const struct gpadc_data *data; | |
808a8b73 | 105 | bool no_irq; |
d1caa990 QS |
106 | /* prevents concurrent reads of temperature and ADC */ |
107 | struct mutex mutex; | |
82237f26 QS |
108 | struct thermal_zone_device *tzd; |
109 | struct device *sensor_device; | |
d1caa990 QS |
110 | }; |
111 | ||
112 | #define SUN4I_GPADC_ADC_CHANNEL(_channel, _name) { \ | |
113 | .type = IIO_VOLTAGE, \ | |
114 | .indexed = 1, \ | |
115 | .channel = _channel, \ | |
116 | .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \ | |
117 | .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \ | |
118 | .datasheet_name = _name, \ | |
119 | } | |
120 | ||
121 | static struct iio_map sun4i_gpadc_hwmon_maps[] = { | |
122 | { | |
123 | .adc_channel_label = "temp_adc", | |
124 | .consumer_dev_name = "iio_hwmon.0", | |
125 | }, | |
126 | { /* sentinel */ }, | |
127 | }; | |
128 | ||
129 | static const struct iio_chan_spec sun4i_gpadc_channels[] = { | |
130 | SUN4I_GPADC_ADC_CHANNEL(0, "adc_chan0"), | |
131 | SUN4I_GPADC_ADC_CHANNEL(1, "adc_chan1"), | |
132 | SUN4I_GPADC_ADC_CHANNEL(2, "adc_chan2"), | |
133 | SUN4I_GPADC_ADC_CHANNEL(3, "adc_chan3"), | |
134 | { | |
135 | .type = IIO_TEMP, | |
136 | .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | | |
137 | BIT(IIO_CHAN_INFO_SCALE) | | |
138 | BIT(IIO_CHAN_INFO_OFFSET), | |
139 | .datasheet_name = "temp_adc", | |
140 | }, | |
141 | }; | |
142 | ||
143 | static const struct iio_chan_spec sun4i_gpadc_channels_no_temp[] = { | |
144 | SUN4I_GPADC_ADC_CHANNEL(0, "adc_chan0"), | |
145 | SUN4I_GPADC_ADC_CHANNEL(1, "adc_chan1"), | |
146 | SUN4I_GPADC_ADC_CHANNEL(2, "adc_chan2"), | |
147 | SUN4I_GPADC_ADC_CHANNEL(3, "adc_chan3"), | |
148 | }; | |
149 | ||
808a8b73 QS |
150 | static const struct iio_chan_spec sun8i_a33_gpadc_channels[] = { |
151 | { | |
152 | .type = IIO_TEMP, | |
153 | .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | | |
154 | BIT(IIO_CHAN_INFO_SCALE) | | |
155 | BIT(IIO_CHAN_INFO_OFFSET), | |
156 | .datasheet_name = "temp_adc", | |
157 | }, | |
158 | }; | |
159 | ||
160 | static const struct regmap_config sun4i_gpadc_regmap_config = { | |
161 | .reg_bits = 32, | |
162 | .val_bits = 32, | |
163 | .reg_stride = 4, | |
164 | .fast_io = true, | |
165 | }; | |
166 | ||
d1caa990 QS |
167 | static int sun4i_prepare_for_irq(struct iio_dev *indio_dev, int channel, |
168 | unsigned int irq) | |
169 | { | |
170 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
171 | int ret; | |
172 | u32 reg; | |
173 | ||
174 | pm_runtime_get_sync(indio_dev->dev.parent); | |
175 | ||
176 | reinit_completion(&info->completion); | |
177 | ||
178 | ret = regmap_write(info->regmap, SUN4I_GPADC_INT_FIFOC, | |
179 | SUN4I_GPADC_INT_FIFOC_TP_FIFO_TRIG_LEVEL(1) | | |
180 | SUN4I_GPADC_INT_FIFOC_TP_FIFO_FLUSH); | |
181 | if (ret) | |
182 | return ret; | |
183 | ||
184 | ret = regmap_read(info->regmap, SUN4I_GPADC_CTRL1, ®); | |
185 | if (ret) | |
186 | return ret; | |
187 | ||
188 | if (irq == info->fifo_data_irq) { | |
189 | ret = regmap_write(info->regmap, SUN4I_GPADC_CTRL1, | |
190 | info->data->tp_mode_en | | |
191 | info->data->tp_adc_select | | |
192 | info->data->adc_chan_select(channel)); | |
193 | /* | |
194 | * When the IP changes channel, it needs a bit of time to get | |
195 | * correct values. | |
196 | */ | |
197 | if ((reg & info->data->adc_chan_mask) != | |
198 | info->data->adc_chan_select(channel)) | |
199 | mdelay(10); | |
200 | ||
201 | } else { | |
202 | /* | |
203 | * The temperature sensor returns valid data only when the ADC | |
204 | * operates in touchscreen mode. | |
205 | */ | |
206 | ret = regmap_write(info->regmap, SUN4I_GPADC_CTRL1, | |
207 | info->data->tp_mode_en); | |
208 | } | |
209 | ||
210 | if (ret) | |
211 | return ret; | |
212 | ||
213 | /* | |
214 | * When the IP changes mode between ADC or touchscreen, it | |
215 | * needs a bit of time to get correct values. | |
216 | */ | |
217 | if ((reg & info->data->tp_adc_select) != info->data->tp_adc_select) | |
218 | mdelay(100); | |
219 | ||
220 | return 0; | |
221 | } | |
222 | ||
223 | static int sun4i_gpadc_read(struct iio_dev *indio_dev, int channel, int *val, | |
224 | unsigned int irq) | |
225 | { | |
226 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
227 | int ret; | |
228 | ||
229 | mutex_lock(&info->mutex); | |
230 | ||
231 | ret = sun4i_prepare_for_irq(indio_dev, channel, irq); | |
232 | if (ret) | |
233 | goto err; | |
234 | ||
235 | enable_irq(irq); | |
236 | ||
237 | /* | |
238 | * The temperature sensor throws an interruption periodically (currently | |
239 | * set at periods of ~0.6s in sun4i_gpadc_runtime_resume). A 1s delay | |
240 | * makes sure an interruption occurs in normal conditions. If it doesn't | |
241 | * occur, then there is a timeout. | |
242 | */ | |
243 | if (!wait_for_completion_timeout(&info->completion, | |
244 | msecs_to_jiffies(1000))) { | |
245 | ret = -ETIMEDOUT; | |
246 | goto err; | |
247 | } | |
248 | ||
249 | if (irq == info->fifo_data_irq) | |
250 | *val = info->adc_data; | |
251 | else | |
252 | *val = info->temp_data; | |
253 | ||
254 | ret = 0; | |
255 | pm_runtime_mark_last_busy(indio_dev->dev.parent); | |
256 | ||
257 | err: | |
258 | pm_runtime_put_autosuspend(indio_dev->dev.parent); | |
be2ea533 | 259 | disable_irq(irq); |
d1caa990 QS |
260 | mutex_unlock(&info->mutex); |
261 | ||
262 | return ret; | |
263 | } | |
264 | ||
265 | static int sun4i_gpadc_adc_read(struct iio_dev *indio_dev, int channel, | |
266 | int *val) | |
267 | { | |
268 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
269 | ||
270 | return sun4i_gpadc_read(indio_dev, channel, val, info->fifo_data_irq); | |
271 | } | |
272 | ||
273 | static int sun4i_gpadc_temp_read(struct iio_dev *indio_dev, int *val) | |
274 | { | |
275 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
276 | ||
808a8b73 QS |
277 | if (info->no_irq) { |
278 | pm_runtime_get_sync(indio_dev->dev.parent); | |
279 | ||
280 | regmap_read(info->regmap, SUN4I_GPADC_TEMP_DATA, val); | |
281 | ||
282 | pm_runtime_mark_last_busy(indio_dev->dev.parent); | |
283 | pm_runtime_put_autosuspend(indio_dev->dev.parent); | |
284 | ||
285 | return 0; | |
286 | } | |
287 | ||
d1caa990 QS |
288 | return sun4i_gpadc_read(indio_dev, 0, val, info->temp_data_irq); |
289 | } | |
290 | ||
291 | static int sun4i_gpadc_temp_offset(struct iio_dev *indio_dev, int *val) | |
292 | { | |
293 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
294 | ||
295 | *val = info->data->temp_offset; | |
296 | ||
297 | return 0; | |
298 | } | |
299 | ||
300 | static int sun4i_gpadc_temp_scale(struct iio_dev *indio_dev, int *val) | |
301 | { | |
302 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
303 | ||
304 | *val = info->data->temp_scale; | |
305 | ||
306 | return 0; | |
307 | } | |
308 | ||
309 | static int sun4i_gpadc_read_raw(struct iio_dev *indio_dev, | |
310 | struct iio_chan_spec const *chan, int *val, | |
311 | int *val2, long mask) | |
312 | { | |
313 | int ret; | |
314 | ||
315 | switch (mask) { | |
316 | case IIO_CHAN_INFO_OFFSET: | |
317 | ret = sun4i_gpadc_temp_offset(indio_dev, val); | |
318 | if (ret) | |
319 | return ret; | |
320 | ||
321 | return IIO_VAL_INT; | |
322 | case IIO_CHAN_INFO_RAW: | |
323 | if (chan->type == IIO_VOLTAGE) | |
324 | ret = sun4i_gpadc_adc_read(indio_dev, chan->channel, | |
325 | val); | |
326 | else | |
327 | ret = sun4i_gpadc_temp_read(indio_dev, val); | |
328 | ||
329 | if (ret) | |
330 | return ret; | |
331 | ||
332 | return IIO_VAL_INT; | |
333 | case IIO_CHAN_INFO_SCALE: | |
334 | if (chan->type == IIO_VOLTAGE) { | |
335 | /* 3000mV / 4096 * raw */ | |
336 | *val = 0; | |
337 | *val2 = 732421875; | |
338 | return IIO_VAL_INT_PLUS_NANO; | |
339 | } | |
340 | ||
341 | ret = sun4i_gpadc_temp_scale(indio_dev, val); | |
342 | if (ret) | |
343 | return ret; | |
344 | ||
345 | return IIO_VAL_INT; | |
346 | default: | |
347 | return -EINVAL; | |
348 | } | |
349 | ||
350 | return -EINVAL; | |
351 | } | |
352 | ||
353 | static const struct iio_info sun4i_gpadc_iio_info = { | |
354 | .read_raw = sun4i_gpadc_read_raw, | |
355 | .driver_module = THIS_MODULE, | |
356 | }; | |
357 | ||
358 | static irqreturn_t sun4i_gpadc_temp_data_irq_handler(int irq, void *dev_id) | |
359 | { | |
360 | struct sun4i_gpadc_iio *info = dev_id; | |
361 | ||
362 | if (atomic_read(&info->ignore_temp_data_irq)) | |
363 | goto out; | |
364 | ||
365 | if (!regmap_read(info->regmap, SUN4I_GPADC_TEMP_DATA, &info->temp_data)) | |
366 | complete(&info->completion); | |
367 | ||
368 | out: | |
d1caa990 QS |
369 | return IRQ_HANDLED; |
370 | } | |
371 | ||
372 | static irqreturn_t sun4i_gpadc_fifo_data_irq_handler(int irq, void *dev_id) | |
373 | { | |
374 | struct sun4i_gpadc_iio *info = dev_id; | |
375 | ||
376 | if (atomic_read(&info->ignore_fifo_data_irq)) | |
377 | goto out; | |
378 | ||
379 | if (!regmap_read(info->regmap, SUN4I_GPADC_DATA, &info->adc_data)) | |
380 | complete(&info->completion); | |
381 | ||
382 | out: | |
d1caa990 QS |
383 | return IRQ_HANDLED; |
384 | } | |
385 | ||
386 | static int sun4i_gpadc_runtime_suspend(struct device *dev) | |
387 | { | |
388 | struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(dev)); | |
389 | ||
390 | /* Disable the ADC on IP */ | |
391 | regmap_write(info->regmap, SUN4I_GPADC_CTRL1, 0); | |
392 | /* Disable temperature sensor on IP */ | |
393 | regmap_write(info->regmap, SUN4I_GPADC_TPR, 0); | |
394 | ||
395 | return 0; | |
396 | } | |
397 | ||
398 | static int sun4i_gpadc_runtime_resume(struct device *dev) | |
399 | { | |
400 | struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(dev)); | |
401 | ||
402 | /* clkin = 6MHz */ | |
403 | regmap_write(info->regmap, SUN4I_GPADC_CTRL0, | |
404 | SUN4I_GPADC_CTRL0_ADC_CLK_DIVIDER(2) | | |
405 | SUN4I_GPADC_CTRL0_FS_DIV(7) | | |
406 | SUN4I_GPADC_CTRL0_T_ACQ(63)); | |
407 | regmap_write(info->regmap, SUN4I_GPADC_CTRL1, info->data->tp_mode_en); | |
408 | regmap_write(info->regmap, SUN4I_GPADC_CTRL3, | |
409 | SUN4I_GPADC_CTRL3_FILTER_EN | | |
410 | SUN4I_GPADC_CTRL3_FILTER_TYPE(1)); | |
411 | /* period = SUN4I_GPADC_TPR_TEMP_PERIOD * 256 * 16 / clkin; ~0.6s */ | |
412 | regmap_write(info->regmap, SUN4I_GPADC_TPR, | |
413 | SUN4I_GPADC_TPR_TEMP_ENABLE | | |
414 | SUN4I_GPADC_TPR_TEMP_PERIOD(800)); | |
415 | ||
416 | return 0; | |
417 | } | |
418 | ||
419 | static int sun4i_gpadc_get_temp(void *data, int *temp) | |
420 | { | |
0b568b3c | 421 | struct sun4i_gpadc_iio *info = data; |
d1caa990 QS |
422 | int val, scale, offset; |
423 | ||
424 | if (sun4i_gpadc_temp_read(info->indio_dev, &val)) | |
425 | return -ETIMEDOUT; | |
426 | ||
427 | sun4i_gpadc_temp_scale(info->indio_dev, &scale); | |
428 | sun4i_gpadc_temp_offset(info->indio_dev, &offset); | |
429 | ||
430 | *temp = (val + offset) * scale; | |
431 | ||
432 | return 0; | |
433 | } | |
434 | ||
435 | static const struct thermal_zone_of_device_ops sun4i_ts_tz_ops = { | |
436 | .get_temp = &sun4i_gpadc_get_temp, | |
437 | }; | |
438 | ||
439 | static const struct dev_pm_ops sun4i_gpadc_pm_ops = { | |
440 | .runtime_suspend = &sun4i_gpadc_runtime_suspend, | |
441 | .runtime_resume = &sun4i_gpadc_runtime_resume, | |
442 | }; | |
443 | ||
444 | static int sun4i_irq_init(struct platform_device *pdev, const char *name, | |
445 | irq_handler_t handler, const char *devname, | |
446 | unsigned int *irq, atomic_t *atomic) | |
447 | { | |
448 | int ret; | |
449 | struct sun4i_gpadc_dev *mfd_dev = dev_get_drvdata(pdev->dev.parent); | |
450 | struct sun4i_gpadc_iio *info = iio_priv(dev_get_drvdata(&pdev->dev)); | |
451 | ||
452 | /* | |
453 | * Once the interrupt is activated, the IP continuously performs | |
454 | * conversions thus throws interrupts. The interrupt is activated right | |
455 | * after being requested but we want to control when these interrupts | |
456 | * occur thus we disable it right after being requested. However, an | |
457 | * interrupt might occur between these two instructions and we have to | |
458 | * make sure that does not happen, by using atomic flags. We set the | |
459 | * flag before requesting the interrupt and unset it right after | |
460 | * disabling the interrupt. When an interrupt occurs between these two | |
461 | * instructions, reading the atomic flag will tell us to ignore the | |
462 | * interrupt. | |
463 | */ | |
464 | atomic_set(atomic, 1); | |
465 | ||
466 | ret = platform_get_irq_byname(pdev, name); | |
467 | if (ret < 0) { | |
468 | dev_err(&pdev->dev, "no %s interrupt registered\n", name); | |
469 | return ret; | |
470 | } | |
471 | ||
472 | ret = regmap_irq_get_virq(mfd_dev->regmap_irqc, ret); | |
473 | if (ret < 0) { | |
474 | dev_err(&pdev->dev, "failed to get virq for irq %s\n", name); | |
475 | return ret; | |
476 | } | |
477 | ||
478 | *irq = ret; | |
479 | ret = devm_request_any_context_irq(&pdev->dev, *irq, handler, 0, | |
480 | devname, info); | |
481 | if (ret < 0) { | |
482 | dev_err(&pdev->dev, "could not request %s interrupt: %d\n", | |
483 | name, ret); | |
484 | return ret; | |
485 | } | |
486 | ||
487 | disable_irq(*irq); | |
488 | atomic_set(atomic, 0); | |
489 | ||
490 | return 0; | |
491 | } | |
492 | ||
808a8b73 QS |
493 | static const struct of_device_id sun4i_gpadc_of_id[] = { |
494 | { | |
495 | .compatible = "allwinner,sun8i-a33-ths", | |
496 | .data = &sun8i_a33_gpadc_data, | |
497 | }, | |
498 | { /* sentinel */ } | |
499 | }; | |
500 | ||
501 | static int sun4i_gpadc_probe_dt(struct platform_device *pdev, | |
502 | struct iio_dev *indio_dev) | |
503 | { | |
504 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); | |
505 | const struct of_device_id *of_dev; | |
808a8b73 QS |
506 | struct resource *mem; |
507 | void __iomem *base; | |
508 | int ret; | |
509 | ||
510 | of_dev = of_match_device(sun4i_gpadc_of_id, &pdev->dev); | |
511 | if (!of_dev) | |
512 | return -ENODEV; | |
513 | ||
514 | info->no_irq = true; | |
515 | info->data = (struct gpadc_data *)of_dev->data; | |
516 | indio_dev->num_channels = ARRAY_SIZE(sun8i_a33_gpadc_channels); | |
517 | indio_dev->channels = sun8i_a33_gpadc_channels; | |
518 | ||
519 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
520 | base = devm_ioremap_resource(&pdev->dev, mem); | |
521 | if (IS_ERR(base)) | |
522 | return PTR_ERR(base); | |
523 | ||
524 | info->regmap = devm_regmap_init_mmio(&pdev->dev, base, | |
525 | &sun4i_gpadc_regmap_config); | |
526 | if (IS_ERR(info->regmap)) { | |
527 | ret = PTR_ERR(info->regmap); | |
528 | dev_err(&pdev->dev, "failed to init regmap: %d\n", ret); | |
529 | return ret; | |
530 | } | |
531 | ||
532 | if (!IS_ENABLED(CONFIG_THERMAL_OF)) | |
533 | return 0; | |
534 | ||
82237f26 QS |
535 | info->sensor_device = &pdev->dev; |
536 | info->tzd = thermal_zone_of_sensor_register(info->sensor_device, 0, | |
537 | info, &sun4i_ts_tz_ops); | |
538 | if (IS_ERR(info->tzd)) | |
808a8b73 | 539 | dev_err(&pdev->dev, "could not register thermal sensor: %ld\n", |
82237f26 | 540 | PTR_ERR(info->tzd)); |
808a8b73 | 541 | |
82237f26 | 542 | return PTR_ERR_OR_ZERO(info->tzd); |
808a8b73 QS |
543 | } |
544 | ||
e3f6e726 QS |
545 | static int sun4i_gpadc_probe_mfd(struct platform_device *pdev, |
546 | struct iio_dev *indio_dev) | |
d1caa990 | 547 | { |
e3f6e726 QS |
548 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); |
549 | struct sun4i_gpadc_dev *sun4i_gpadc_dev = | |
550 | dev_get_drvdata(pdev->dev.parent); | |
d1caa990 | 551 | int ret; |
d1caa990 | 552 | |
808a8b73 | 553 | info->no_irq = false; |
d1caa990 | 554 | info->regmap = sun4i_gpadc_dev->regmap; |
e3f6e726 | 555 | |
d1caa990 QS |
556 | indio_dev->num_channels = ARRAY_SIZE(sun4i_gpadc_channels); |
557 | indio_dev->channels = sun4i_gpadc_channels; | |
558 | ||
559 | info->data = (struct gpadc_data *)platform_get_device_id(pdev)->driver_data; | |
560 | ||
561 | /* | |
562 | * Since the controller needs to be in touchscreen mode for its thermal | |
563 | * sensor to operate properly, and that switching between the two modes | |
564 | * needs a delay, always registering in the thermal framework will | |
565 | * significantly slow down the conversion rate of the ADCs. | |
566 | * | |
567 | * Therefore, instead of depending on THERMAL_OF in Kconfig, we only | |
568 | * register the sensor if that option is enabled, eventually leaving | |
569 | * that choice to the user. | |
570 | */ | |
571 | ||
572 | if (IS_ENABLED(CONFIG_THERMAL_OF)) { | |
573 | /* | |
574 | * This driver is a child of an MFD which has a node in the DT | |
575 | * but not its children, because of DT backward compatibility | |
576 | * for A10, A13 and A31 SoCs. Therefore, the resulting devices | |
577 | * of this driver do not have an of_node variable. | |
578 | * However, its parent (the MFD driver) has an of_node variable | |
579 | * and since devm_thermal_zone_of_sensor_register uses its first | |
580 | * argument to match the phandle defined in the node of the | |
581 | * thermal driver with the of_node of the device passed as first | |
582 | * argument and the third argument to call ops from | |
583 | * thermal_zone_of_device_ops, the solution is to use the parent | |
584 | * device as first argument to match the phandle with its | |
585 | * of_node, and the device from this driver as third argument to | |
586 | * return the temperature. | |
587 | */ | |
82237f26 QS |
588 | info->sensor_device = pdev->dev.parent; |
589 | info->tzd = thermal_zone_of_sensor_register(info->sensor_device, | |
590 | 0, info, | |
591 | &sun4i_ts_tz_ops); | |
592 | if (IS_ERR(info->tzd)) { | |
d1caa990 QS |
593 | dev_err(&pdev->dev, |
594 | "could not register thermal sensor: %ld\n", | |
82237f26 QS |
595 | PTR_ERR(info->tzd)); |
596 | return PTR_ERR(info->tzd); | |
d1caa990 QS |
597 | } |
598 | } else { | |
599 | indio_dev->num_channels = | |
600 | ARRAY_SIZE(sun4i_gpadc_channels_no_temp); | |
601 | indio_dev->channels = sun4i_gpadc_channels_no_temp; | |
602 | } | |
603 | ||
d1caa990 QS |
604 | if (IS_ENABLED(CONFIG_THERMAL_OF)) { |
605 | ret = sun4i_irq_init(pdev, "TEMP_DATA_PENDING", | |
606 | sun4i_gpadc_temp_data_irq_handler, | |
607 | "temp_data", &info->temp_data_irq, | |
608 | &info->ignore_temp_data_irq); | |
609 | if (ret < 0) | |
e3f6e726 | 610 | return ret; |
d1caa990 QS |
611 | } |
612 | ||
613 | ret = sun4i_irq_init(pdev, "FIFO_DATA_PENDING", | |
614 | sun4i_gpadc_fifo_data_irq_handler, "fifo_data", | |
615 | &info->fifo_data_irq, &info->ignore_fifo_data_irq); | |
616 | if (ret < 0) | |
e3f6e726 | 617 | return ret; |
d1caa990 QS |
618 | |
619 | if (IS_ENABLED(CONFIG_THERMAL_OF)) { | |
620 | ret = iio_map_array_register(indio_dev, sun4i_gpadc_hwmon_maps); | |
621 | if (ret < 0) { | |
622 | dev_err(&pdev->dev, | |
623 | "failed to register iio map array\n"); | |
e3f6e726 | 624 | return ret; |
d1caa990 QS |
625 | } |
626 | } | |
627 | ||
e3f6e726 QS |
628 | return 0; |
629 | } | |
630 | ||
631 | static int sun4i_gpadc_probe(struct platform_device *pdev) | |
632 | { | |
633 | struct sun4i_gpadc_iio *info; | |
634 | struct iio_dev *indio_dev; | |
635 | int ret; | |
636 | ||
637 | indio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*info)); | |
638 | if (!indio_dev) | |
639 | return -ENOMEM; | |
640 | ||
641 | info = iio_priv(indio_dev); | |
642 | platform_set_drvdata(pdev, indio_dev); | |
643 | ||
644 | mutex_init(&info->mutex); | |
645 | info->indio_dev = indio_dev; | |
646 | init_completion(&info->completion); | |
647 | indio_dev->name = dev_name(&pdev->dev); | |
648 | indio_dev->dev.parent = &pdev->dev; | |
649 | indio_dev->dev.of_node = pdev->dev.of_node; | |
650 | indio_dev->info = &sun4i_gpadc_iio_info; | |
651 | indio_dev->modes = INDIO_DIRECT_MODE; | |
652 | ||
808a8b73 QS |
653 | if (pdev->dev.of_node) |
654 | ret = sun4i_gpadc_probe_dt(pdev, indio_dev); | |
655 | else | |
656 | ret = sun4i_gpadc_probe_mfd(pdev, indio_dev); | |
657 | ||
e3f6e726 QS |
658 | if (ret) |
659 | return ret; | |
660 | ||
661 | pm_runtime_set_autosuspend_delay(&pdev->dev, | |
662 | SUN4I_GPADC_AUTOSUSPEND_DELAY); | |
663 | pm_runtime_use_autosuspend(&pdev->dev); | |
664 | pm_runtime_set_suspended(&pdev->dev); | |
665 | pm_runtime_enable(&pdev->dev); | |
666 | ||
d1caa990 QS |
667 | ret = devm_iio_device_register(&pdev->dev, indio_dev); |
668 | if (ret < 0) { | |
669 | dev_err(&pdev->dev, "could not register the device\n"); | |
670 | goto err_map; | |
671 | } | |
672 | ||
673 | return 0; | |
674 | ||
675 | err_map: | |
808a8b73 | 676 | if (!info->no_irq && IS_ENABLED(CONFIG_THERMAL_OF)) |
d1caa990 QS |
677 | iio_map_array_unregister(indio_dev); |
678 | ||
d1caa990 QS |
679 | pm_runtime_put(&pdev->dev); |
680 | pm_runtime_disable(&pdev->dev); | |
681 | ||
682 | return ret; | |
683 | } | |
684 | ||
685 | static int sun4i_gpadc_remove(struct platform_device *pdev) | |
686 | { | |
687 | struct iio_dev *indio_dev = platform_get_drvdata(pdev); | |
808a8b73 | 688 | struct sun4i_gpadc_iio *info = iio_priv(indio_dev); |
d1caa990 QS |
689 | |
690 | pm_runtime_put(&pdev->dev); | |
691 | pm_runtime_disable(&pdev->dev); | |
82237f26 QS |
692 | |
693 | if (!IS_ENABLED(CONFIG_THERMAL_OF)) | |
694 | return 0; | |
695 | ||
696 | thermal_zone_of_sensor_unregister(info->sensor_device, info->tzd); | |
697 | ||
698 | if (!info->no_irq) | |
d1caa990 QS |
699 | iio_map_array_unregister(indio_dev); |
700 | ||
701 | return 0; | |
702 | } | |
703 | ||
704 | static const struct platform_device_id sun4i_gpadc_id[] = { | |
705 | { "sun4i-a10-gpadc-iio", (kernel_ulong_t)&sun4i_gpadc_data }, | |
706 | { "sun5i-a13-gpadc-iio", (kernel_ulong_t)&sun5i_gpadc_data }, | |
707 | { "sun6i-a31-gpadc-iio", (kernel_ulong_t)&sun6i_gpadc_data }, | |
708 | { /* sentinel */ }, | |
709 | }; | |
f83e36e0 | 710 | MODULE_DEVICE_TABLE(platform, sun4i_gpadc_id); |
d1caa990 QS |
711 | |
712 | static struct platform_driver sun4i_gpadc_driver = { | |
713 | .driver = { | |
714 | .name = "sun4i-gpadc-iio", | |
808a8b73 | 715 | .of_match_table = sun4i_gpadc_of_id, |
d1caa990 QS |
716 | .pm = &sun4i_gpadc_pm_ops, |
717 | }, | |
718 | .id_table = sun4i_gpadc_id, | |
719 | .probe = sun4i_gpadc_probe, | |
720 | .remove = sun4i_gpadc_remove, | |
721 | }; | |
f35327f1 | 722 | MODULE_DEVICE_TABLE(of, sun4i_gpadc_of_id); |
d1caa990 QS |
723 | |
724 | module_platform_driver(sun4i_gpadc_driver); | |
725 | ||
726 | MODULE_DESCRIPTION("ADC driver for sunxi platforms"); | |
727 | MODULE_AUTHOR("Quentin Schulz <quentin.schulz@free-electrons.com>"); | |
728 | MODULE_LICENSE("GPL v2"); |