]>
Commit | Line | Data |
---|---|---|
89517b55 FL |
1 | /******************************************************************************* |
2 | * | |
3 | * Copyright (c) 2015-2016 Intel Corporation. All rights reserved. | |
4 | * | |
5 | * This software is available to you under a choice of one of two | |
6 | * licenses. You may choose to be licensed under the terms of the GNU | |
7 | * General Public License (GPL) Version 2, available from the file | |
8 | * COPYING in the main directory of this source tree, or the | |
9 | * OpenFabrics.org BSD license below: | |
10 | * | |
11 | * Redistribution and use in source and binary forms, with or | |
12 | * without modification, are permitted provided that the following | |
13 | * conditions are met: | |
14 | * | |
15 | * - Redistributions of source code must retain the above | |
16 | * copyright notice, this list of conditions and the following | |
17 | * disclaimer. | |
18 | * | |
19 | * - Redistributions in binary form must reproduce the above | |
20 | * copyright notice, this list of conditions and the following | |
21 | * disclaimer in the documentation and/or other materials | |
22 | * provided with the distribution. | |
23 | * | |
24 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
25 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
26 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
27 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
28 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
29 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
30 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
31 | * SOFTWARE. | |
32 | * | |
33 | *******************************************************************************/ | |
34 | ||
35 | #ifndef I40IW_D_H | |
36 | #define I40IW_D_H | |
37 | ||
d5965934 MI |
38 | #define I40IW_FIRST_USER_QP_ID 2 |
39 | ||
89517b55 FL |
40 | #define I40IW_DB_ADDR_OFFSET (4 * 1024 * 1024 - 64 * 1024) |
41 | #define I40IW_VF_DB_ADDR_OFFSET (64 * 1024) | |
42 | ||
43 | #define I40IW_PUSH_OFFSET (4 * 1024 * 1024) | |
44 | #define I40IW_PF_FIRST_PUSH_PAGE_INDEX 16 | |
45 | #define I40IW_VF_PUSH_OFFSET ((8 + 64) * 1024) | |
46 | #define I40IW_VF_FIRST_PUSH_PAGE_INDEX 2 | |
47 | ||
48 | #define I40IW_PE_DB_SIZE_4M 1 | |
49 | #define I40IW_PE_DB_SIZE_8M 2 | |
50 | ||
51 | #define I40IW_DDP_VER 1 | |
52 | #define I40IW_RDMAP_VER 1 | |
53 | ||
54 | #define I40IW_RDMA_MODE_RDMAC 0 | |
55 | #define I40IW_RDMA_MODE_IETF 1 | |
56 | ||
57 | #define I40IW_QP_STATE_INVALID 0 | |
58 | #define I40IW_QP_STATE_IDLE 1 | |
59 | #define I40IW_QP_STATE_RTS 2 | |
60 | #define I40IW_QP_STATE_CLOSING 3 | |
61 | #define I40IW_QP_STATE_RESERVED 4 | |
62 | #define I40IW_QP_STATE_TERMINATE 5 | |
63 | #define I40IW_QP_STATE_ERROR 6 | |
64 | ||
65 | #define I40IW_STAG_STATE_INVALID 0 | |
66 | #define I40IW_STAG_STATE_VALID 1 | |
67 | ||
68 | #define I40IW_STAG_TYPE_SHARED 0 | |
69 | #define I40IW_STAG_TYPE_NONSHARED 1 | |
70 | ||
71 | #define I40IW_MAX_USER_PRIORITY 8 | |
d6f7bbcc HO |
72 | #define I40IW_MAX_STATS_COUNT 16 |
73 | #define I40IW_FIRST_NON_PF_STAT 4 | |
74 | ||
89517b55 FL |
75 | |
76 | #define LS_64_1(val, bits) ((u64)(uintptr_t)val << bits) | |
77 | #define RS_64_1(val, bits) ((u64)(uintptr_t)val >> bits) | |
78 | #define LS_32_1(val, bits) (u32)(val << bits) | |
79 | #define RS_32_1(val, bits) (u32)(val >> bits) | |
80 | #define I40E_HI_DWORD(x) ((u32)((((x) >> 16) >> 16) & 0xFFFFFFFF)) | |
81 | ||
0fc2dc58 HO |
82 | #define QS_HANDLE_UNKNOWN 0xffff |
83 | ||
89517b55 FL |
84 | #define LS_64(val, field) (((u64)val << field ## _SHIFT) & (field ## _MASK)) |
85 | ||
86 | #define RS_64(val, field) ((u64)(val & field ## _MASK) >> field ## _SHIFT) | |
87 | #define LS_32(val, field) ((val << field ## _SHIFT) & (field ## _MASK)) | |
88 | #define RS_32(val, field) ((val & field ## _MASK) >> field ## _SHIFT) | |
89 | ||
90 | #define TERM_DDP_LEN_TAGGED 14 | |
91 | #define TERM_DDP_LEN_UNTAGGED 18 | |
92 | #define TERM_RDMA_LEN 28 | |
93 | #define RDMA_OPCODE_MASK 0x0f | |
94 | #define RDMA_READ_REQ_OPCODE 1 | |
95 | #define Q2_BAD_FRAME_OFFSET 72 | |
96 | #define CQE_MAJOR_DRV 0x8000 | |
97 | ||
98 | #define I40IW_TERM_SENT 0x01 | |
99 | #define I40IW_TERM_RCVD 0x02 | |
100 | #define I40IW_TERM_DONE 0x04 | |
101 | #define I40IW_MAC_HLEN 14 | |
102 | ||
103 | #define I40IW_INVALID_WQE_INDEX 0xffffffff | |
104 | ||
105 | #define I40IW_CQP_WAIT_POLL_REGS 1 | |
106 | #define I40IW_CQP_WAIT_POLL_CQ 2 | |
107 | #define I40IW_CQP_WAIT_EVENT 3 | |
108 | ||
109 | #define I40IW_CQP_INIT_WQE(wqe) memset(wqe, 0, 64) | |
110 | ||
111 | #define I40IW_GET_CURRENT_CQ_ELEMENT(_cq) \ | |
112 | ( \ | |
113 | &((_cq)->cq_base[I40IW_RING_GETCURRENT_HEAD((_cq)->cq_ring)]) \ | |
114 | ) | |
115 | #define I40IW_GET_CURRENT_EXTENDED_CQ_ELEMENT(_cq) \ | |
116 | ( \ | |
117 | &(((struct i40iw_extended_cqe *) \ | |
118 | ((_cq)->cq_base))[I40IW_RING_GETCURRENT_HEAD((_cq)->cq_ring)]) \ | |
119 | ) | |
120 | ||
121 | #define I40IW_GET_CURRENT_AEQ_ELEMENT(_aeq) \ | |
122 | ( \ | |
123 | &_aeq->aeqe_base[I40IW_RING_GETCURRENT_TAIL(_aeq->aeq_ring)] \ | |
124 | ) | |
125 | ||
126 | #define I40IW_GET_CURRENT_CEQ_ELEMENT(_ceq) \ | |
127 | ( \ | |
128 | &_ceq->ceqe_base[I40IW_RING_GETCURRENT_TAIL(_ceq->ceq_ring)] \ | |
129 | ) | |
130 | ||
131 | #define I40IW_AE_SOURCE_RQ 0x1 | |
132 | #define I40IW_AE_SOURCE_RQ_0011 0x3 | |
133 | ||
134 | #define I40IW_AE_SOURCE_CQ 0x2 | |
135 | #define I40IW_AE_SOURCE_CQ_0110 0x6 | |
136 | #define I40IW_AE_SOURCE_CQ_1010 0xA | |
137 | #define I40IW_AE_SOURCE_CQ_1110 0xE | |
138 | ||
139 | #define I40IW_AE_SOURCE_SQ 0x5 | |
140 | #define I40IW_AE_SOURCE_SQ_0111 0x7 | |
141 | ||
142 | #define I40IW_AE_SOURCE_IN_RR_WR 0x9 | |
143 | #define I40IW_AE_SOURCE_IN_RR_WR_1011 0xB | |
144 | #define I40IW_AE_SOURCE_OUT_RR 0xD | |
145 | #define I40IW_AE_SOURCE_OUT_RR_1111 0xF | |
146 | ||
147 | #define I40IW_TCP_STATE_NON_EXISTENT 0 | |
148 | #define I40IW_TCP_STATE_CLOSED 1 | |
149 | #define I40IW_TCP_STATE_LISTEN 2 | |
150 | #define I40IW_STATE_SYN_SEND 3 | |
151 | #define I40IW_TCP_STATE_SYN_RECEIVED 4 | |
152 | #define I40IW_TCP_STATE_ESTABLISHED 5 | |
153 | #define I40IW_TCP_STATE_CLOSE_WAIT 6 | |
154 | #define I40IW_TCP_STATE_FIN_WAIT_1 7 | |
155 | #define I40IW_TCP_STATE_CLOSING 8 | |
156 | #define I40IW_TCP_STATE_LAST_ACK 9 | |
157 | #define I40IW_TCP_STATE_FIN_WAIT_2 10 | |
158 | #define I40IW_TCP_STATE_TIME_WAIT 11 | |
159 | #define I40IW_TCP_STATE_RESERVED_1 12 | |
160 | #define I40IW_TCP_STATE_RESERVED_2 13 | |
161 | #define I40IW_TCP_STATE_RESERVED_3 14 | |
162 | #define I40IW_TCP_STATE_RESERVED_4 15 | |
163 | ||
164 | /* ILQ CQP hash table fields */ | |
165 | #define I40IW_CQPSQ_QHASH_VLANID_SHIFT 32 | |
166 | #define I40IW_CQPSQ_QHASH_VLANID_MASK \ | |
167 | ((u64)0xfff << I40IW_CQPSQ_QHASH_VLANID_SHIFT) | |
168 | ||
169 | #define I40IW_CQPSQ_QHASH_QPN_SHIFT 32 | |
170 | #define I40IW_CQPSQ_QHASH_QPN_MASK \ | |
171 | ((u64)0x3ffff << I40IW_CQPSQ_QHASH_QPN_SHIFT) | |
172 | ||
173 | #define I40IW_CQPSQ_QHASH_QS_HANDLE_SHIFT 0 | |
174 | #define I40IW_CQPSQ_QHASH_QS_HANDLE_MASK ((u64)0x3ff << I40IW_CQPSQ_QHASH_QS_HANDLE_SHIFT) | |
175 | ||
176 | #define I40IW_CQPSQ_QHASH_SRC_PORT_SHIFT 16 | |
177 | #define I40IW_CQPSQ_QHASH_SRC_PORT_MASK \ | |
178 | ((u64)0xffff << I40IW_CQPSQ_QHASH_SRC_PORT_SHIFT) | |
179 | ||
180 | #define I40IW_CQPSQ_QHASH_DEST_PORT_SHIFT 0 | |
181 | #define I40IW_CQPSQ_QHASH_DEST_PORT_MASK \ | |
182 | ((u64)0xffff << I40IW_CQPSQ_QHASH_DEST_PORT_SHIFT) | |
183 | ||
184 | #define I40IW_CQPSQ_QHASH_ADDR0_SHIFT 32 | |
185 | #define I40IW_CQPSQ_QHASH_ADDR0_MASK \ | |
186 | ((u64)0xffffffff << I40IW_CQPSQ_QHASH_ADDR0_SHIFT) | |
187 | ||
188 | #define I40IW_CQPSQ_QHASH_ADDR1_SHIFT 0 | |
189 | #define I40IW_CQPSQ_QHASH_ADDR1_MASK \ | |
190 | ((u64)0xffffffff << I40IW_CQPSQ_QHASH_ADDR1_SHIFT) | |
191 | ||
192 | #define I40IW_CQPSQ_QHASH_ADDR2_SHIFT 32 | |
193 | #define I40IW_CQPSQ_QHASH_ADDR2_MASK \ | |
194 | ((u64)0xffffffff << I40IW_CQPSQ_QHASH_ADDR2_SHIFT) | |
195 | ||
196 | #define I40IW_CQPSQ_QHASH_ADDR3_SHIFT 0 | |
197 | #define I40IW_CQPSQ_QHASH_ADDR3_MASK \ | |
198 | ((u64)0xffffffff << I40IW_CQPSQ_QHASH_ADDR3_SHIFT) | |
199 | ||
200 | #define I40IW_CQPSQ_QHASH_WQEVALID_SHIFT 63 | |
201 | #define I40IW_CQPSQ_QHASH_WQEVALID_MASK \ | |
202 | ((u64)0x1 << I40IW_CQPSQ_QHASH_WQEVALID_SHIFT) | |
203 | #define I40IW_CQPSQ_QHASH_OPCODE_SHIFT 32 | |
204 | #define I40IW_CQPSQ_QHASH_OPCODE_MASK \ | |
205 | ((u64)0x3f << I40IW_CQPSQ_QHASH_OPCODE_SHIFT) | |
206 | ||
207 | #define I40IW_CQPSQ_QHASH_MANAGE_SHIFT 61 | |
208 | #define I40IW_CQPSQ_QHASH_MANAGE_MASK \ | |
209 | ((u64)0x3 << I40IW_CQPSQ_QHASH_MANAGE_SHIFT) | |
210 | ||
211 | #define I40IW_CQPSQ_QHASH_IPV4VALID_SHIFT 60 | |
212 | #define I40IW_CQPSQ_QHASH_IPV4VALID_MASK \ | |
213 | ((u64)0x1 << I40IW_CQPSQ_QHASH_IPV4VALID_SHIFT) | |
214 | ||
215 | #define I40IW_CQPSQ_QHASH_VLANVALID_SHIFT 59 | |
216 | #define I40IW_CQPSQ_QHASH_VLANVALID_MASK \ | |
217 | ((u64)0x1 << I40IW_CQPSQ_QHASH_VLANVALID_SHIFT) | |
218 | ||
219 | #define I40IW_CQPSQ_QHASH_ENTRYTYPE_SHIFT 42 | |
220 | #define I40IW_CQPSQ_QHASH_ENTRYTYPE_MASK \ | |
221 | ((u64)0x7 << I40IW_CQPSQ_QHASH_ENTRYTYPE_SHIFT) | |
222 | /* CQP Host Context */ | |
223 | #define I40IW_CQPHC_EN_DC_TCP_SHIFT 0 | |
224 | #define I40IW_CQPHC_EN_DC_TCP_MASK (1UL << I40IW_CQPHC_EN_DC_TCP_SHIFT) | |
225 | ||
226 | #define I40IW_CQPHC_SQSIZE_SHIFT 8 | |
227 | #define I40IW_CQPHC_SQSIZE_MASK (0xfUL << I40IW_CQPHC_SQSIZE_SHIFT) | |
228 | ||
229 | #define I40IW_CQPHC_DISABLE_PFPDUS_SHIFT 1 | |
230 | #define I40IW_CQPHC_DISABLE_PFPDUS_MASK (0x1UL << I40IW_CQPHC_DISABLE_PFPDUS_SHIFT) | |
231 | ||
232 | #define I40IW_CQPHC_ENABLED_VFS_SHIFT 32 | |
233 | #define I40IW_CQPHC_ENABLED_VFS_MASK (0x3fULL << I40IW_CQPHC_ENABLED_VFS_SHIFT) | |
234 | ||
235 | #define I40IW_CQPHC_HMC_PROFILE_SHIFT 0 | |
236 | #define I40IW_CQPHC_HMC_PROFILE_MASK (0x7ULL << I40IW_CQPHC_HMC_PROFILE_SHIFT) | |
237 | ||
238 | #define I40IW_CQPHC_SVER_SHIFT 24 | |
239 | #define I40IW_CQPHC_SVER_MASK (0xffUL << I40IW_CQPHC_SVER_SHIFT) | |
240 | ||
241 | #define I40IW_CQPHC_SQBASE_SHIFT 9 | |
242 | #define I40IW_CQPHC_SQBASE_MASK \ | |
243 | (0xfffffffffffffeULL << I40IW_CQPHC_SQBASE_SHIFT) | |
244 | ||
245 | #define I40IW_CQPHC_QPCTX_SHIFT 0 | |
246 | #define I40IW_CQPHC_QPCTX_MASK \ | |
247 | (0xffffffffffffffffULL << I40IW_CQPHC_QPCTX_SHIFT) | |
248 | #define I40IW_CQPHC_SVER 1 | |
249 | ||
250 | #define I40IW_CQP_SW_SQSIZE_4 4 | |
251 | #define I40IW_CQP_SW_SQSIZE_2048 2048 | |
252 | ||
253 | /* iWARP QP Doorbell shadow area */ | |
254 | #define I40IW_QP_DBSA_HW_SQ_TAIL_SHIFT 0 | |
255 | #define I40IW_QP_DBSA_HW_SQ_TAIL_MASK \ | |
256 | (0x3fffUL << I40IW_QP_DBSA_HW_SQ_TAIL_SHIFT) | |
257 | ||
258 | /* Completion Queue Doorbell shadow area */ | |
259 | #define I40IW_CQ_DBSA_CQEIDX_SHIFT 0 | |
260 | #define I40IW_CQ_DBSA_CQEIDX_MASK (0xfffffUL << I40IW_CQ_DBSA_CQEIDX_SHIFT) | |
261 | ||
262 | #define I40IW_CQ_DBSA_SW_CQ_SELECT_SHIFT 0 | |
263 | #define I40IW_CQ_DBSA_SW_CQ_SELECT_MASK \ | |
264 | (0x3fffUL << I40IW_CQ_DBSA_SW_CQ_SELECT_SHIFT) | |
265 | ||
266 | #define I40IW_CQ_DBSA_ARM_NEXT_SHIFT 14 | |
267 | #define I40IW_CQ_DBSA_ARM_NEXT_MASK (1UL << I40IW_CQ_DBSA_ARM_NEXT_SHIFT) | |
268 | ||
269 | #define I40IW_CQ_DBSA_ARM_NEXT_SE_SHIFT 15 | |
270 | #define I40IW_CQ_DBSA_ARM_NEXT_SE_MASK (1UL << I40IW_CQ_DBSA_ARM_NEXT_SE_SHIFT) | |
271 | ||
272 | #define I40IW_CQ_DBSA_ARM_SEQ_NUM_SHIFT 16 | |
273 | #define I40IW_CQ_DBSA_ARM_SEQ_NUM_MASK \ | |
274 | (0x3UL << I40IW_CQ_DBSA_ARM_SEQ_NUM_SHIFT) | |
275 | ||
276 | /* CQP and iWARP Completion Queue */ | |
277 | #define I40IW_CQ_QPCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
278 | #define I40IW_CQ_QPCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
279 | ||
280 | #define I40IW_CCQ_OPRETVAL_SHIFT 0 | |
281 | #define I40IW_CCQ_OPRETVAL_MASK (0xffffffffUL << I40IW_CCQ_OPRETVAL_SHIFT) | |
282 | ||
283 | #define I40IW_CQ_MINERR_SHIFT 0 | |
284 | #define I40IW_CQ_MINERR_MASK (0xffffUL << I40IW_CQ_MINERR_SHIFT) | |
285 | ||
286 | #define I40IW_CQ_MAJERR_SHIFT 16 | |
287 | #define I40IW_CQ_MAJERR_MASK (0xffffUL << I40IW_CQ_MAJERR_SHIFT) | |
288 | ||
289 | #define I40IW_CQ_WQEIDX_SHIFT 32 | |
290 | #define I40IW_CQ_WQEIDX_MASK (0x3fffULL << I40IW_CQ_WQEIDX_SHIFT) | |
291 | ||
292 | #define I40IW_CQ_ERROR_SHIFT 55 | |
293 | #define I40IW_CQ_ERROR_MASK (1ULL << I40IW_CQ_ERROR_SHIFT) | |
294 | ||
295 | #define I40IW_CQ_SQ_SHIFT 62 | |
296 | #define I40IW_CQ_SQ_MASK (1ULL << I40IW_CQ_SQ_SHIFT) | |
297 | ||
298 | #define I40IW_CQ_VALID_SHIFT 63 | |
299 | #define I40IW_CQ_VALID_MASK (1ULL << I40IW_CQ_VALID_SHIFT) | |
300 | ||
301 | #define I40IWCQ_PAYLDLEN_SHIFT 0 | |
302 | #define I40IWCQ_PAYLDLEN_MASK (0xffffffffUL << I40IWCQ_PAYLDLEN_SHIFT) | |
303 | ||
304 | #define I40IWCQ_TCPSEQNUM_SHIFT 32 | |
305 | #define I40IWCQ_TCPSEQNUM_MASK (0xffffffffULL << I40IWCQ_TCPSEQNUM_SHIFT) | |
306 | ||
307 | #define I40IWCQ_INVSTAG_SHIFT 0 | |
308 | #define I40IWCQ_INVSTAG_MASK (0xffffffffUL << I40IWCQ_INVSTAG_SHIFT) | |
309 | ||
310 | #define I40IWCQ_QPID_SHIFT 32 | |
311 | #define I40IWCQ_QPID_MASK (0x3ffffULL << I40IWCQ_QPID_SHIFT) | |
312 | ||
313 | #define I40IWCQ_PSHDROP_SHIFT 51 | |
314 | #define I40IWCQ_PSHDROP_MASK (1ULL << I40IWCQ_PSHDROP_SHIFT) | |
315 | ||
316 | #define I40IWCQ_SRQ_SHIFT 52 | |
317 | #define I40IWCQ_SRQ_MASK (1ULL << I40IWCQ_SRQ_SHIFT) | |
318 | ||
319 | #define I40IWCQ_STAG_SHIFT 53 | |
320 | #define I40IWCQ_STAG_MASK (1ULL << I40IWCQ_STAG_SHIFT) | |
321 | ||
322 | #define I40IWCQ_SOEVENT_SHIFT 54 | |
323 | #define I40IWCQ_SOEVENT_MASK (1ULL << I40IWCQ_SOEVENT_SHIFT) | |
324 | ||
325 | #define I40IWCQ_OP_SHIFT 56 | |
326 | #define I40IWCQ_OP_MASK (0x3fULL << I40IWCQ_OP_SHIFT) | |
327 | ||
328 | /* CEQE format */ | |
329 | #define I40IW_CEQE_CQCTX_SHIFT 0 | |
330 | #define I40IW_CEQE_CQCTX_MASK \ | |
331 | (0x7fffffffffffffffULL << I40IW_CEQE_CQCTX_SHIFT) | |
332 | ||
333 | #define I40IW_CEQE_VALID_SHIFT 63 | |
334 | #define I40IW_CEQE_VALID_MASK (1ULL << I40IW_CEQE_VALID_SHIFT) | |
335 | ||
336 | /* AEQE format */ | |
337 | #define I40IW_AEQE_COMPCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
338 | #define I40IW_AEQE_COMPCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
339 | ||
340 | #define I40IW_AEQE_QPCQID_SHIFT 0 | |
341 | #define I40IW_AEQE_QPCQID_MASK (0x3ffffUL << I40IW_AEQE_QPCQID_SHIFT) | |
342 | ||
343 | #define I40IW_AEQE_WQDESCIDX_SHIFT 18 | |
344 | #define I40IW_AEQE_WQDESCIDX_MASK (0x3fffULL << I40IW_AEQE_WQDESCIDX_SHIFT) | |
345 | ||
346 | #define I40IW_AEQE_OVERFLOW_SHIFT 33 | |
347 | #define I40IW_AEQE_OVERFLOW_MASK (1ULL << I40IW_AEQE_OVERFLOW_SHIFT) | |
348 | ||
349 | #define I40IW_AEQE_AECODE_SHIFT 34 | |
350 | #define I40IW_AEQE_AECODE_MASK (0xffffULL << I40IW_AEQE_AECODE_SHIFT) | |
351 | ||
352 | #define I40IW_AEQE_AESRC_SHIFT 50 | |
353 | #define I40IW_AEQE_AESRC_MASK (0xfULL << I40IW_AEQE_AESRC_SHIFT) | |
354 | ||
355 | #define I40IW_AEQE_IWSTATE_SHIFT 54 | |
356 | #define I40IW_AEQE_IWSTATE_MASK (0x7ULL << I40IW_AEQE_IWSTATE_SHIFT) | |
357 | ||
358 | #define I40IW_AEQE_TCPSTATE_SHIFT 57 | |
359 | #define I40IW_AEQE_TCPSTATE_MASK (0xfULL << I40IW_AEQE_TCPSTATE_SHIFT) | |
360 | ||
361 | #define I40IW_AEQE_Q2DATA_SHIFT 61 | |
362 | #define I40IW_AEQE_Q2DATA_MASK (0x3ULL << I40IW_AEQE_Q2DATA_SHIFT) | |
363 | ||
364 | #define I40IW_AEQE_VALID_SHIFT 63 | |
365 | #define I40IW_AEQE_VALID_MASK (1ULL << I40IW_AEQE_VALID_SHIFT) | |
366 | ||
367 | /* CQP SQ WQES */ | |
368 | #define I40IW_QP_TYPE_IWARP 1 | |
369 | #define I40IW_QP_TYPE_UDA 2 | |
370 | #define I40IW_QP_TYPE_CQP 4 | |
371 | ||
372 | #define I40IW_CQ_TYPE_IWARP 1 | |
373 | #define I40IW_CQ_TYPE_ILQ 2 | |
374 | #define I40IW_CQ_TYPE_IEQ 3 | |
375 | #define I40IW_CQ_TYPE_CQP 4 | |
376 | ||
377 | #define I40IWQP_TERM_SEND_TERM_AND_FIN 0 | |
378 | #define I40IWQP_TERM_SEND_TERM_ONLY 1 | |
379 | #define I40IWQP_TERM_SEND_FIN_ONLY 2 | |
380 | #define I40IWQP_TERM_DONOT_SEND_TERM_OR_FIN 3 | |
381 | ||
382 | #define I40IW_CQP_OP_CREATE_QP 0 | |
383 | #define I40IW_CQP_OP_MODIFY_QP 0x1 | |
384 | #define I40IW_CQP_OP_DESTROY_QP 0x02 | |
385 | #define I40IW_CQP_OP_CREATE_CQ 0x03 | |
386 | #define I40IW_CQP_OP_MODIFY_CQ 0x04 | |
387 | #define I40IW_CQP_OP_DESTROY_CQ 0x05 | |
388 | #define I40IW_CQP_OP_CREATE_SRQ 0x06 | |
389 | #define I40IW_CQP_OP_MODIFY_SRQ 0x07 | |
390 | #define I40IW_CQP_OP_DESTROY_SRQ 0x08 | |
391 | #define I40IW_CQP_OP_ALLOC_STAG 0x09 | |
392 | #define I40IW_CQP_OP_REG_MR 0x0a | |
393 | #define I40IW_CQP_OP_QUERY_STAG 0x0b | |
394 | #define I40IW_CQP_OP_REG_SMR 0x0c | |
395 | #define I40IW_CQP_OP_DEALLOC_STAG 0x0d | |
396 | #define I40IW_CQP_OP_MANAGE_LOC_MAC_IP_TABLE 0x0e | |
397 | #define I40IW_CQP_OP_MANAGE_ARP 0x0f | |
398 | #define I40IW_CQP_OP_MANAGE_VF_PBLE_BP 0x10 | |
399 | #define I40IW_CQP_OP_MANAGE_PUSH_PAGES 0x11 | |
400 | #define I40IW_CQP_OP_MANAGE_PE_TEAM 0x12 | |
401 | #define I40IW_CQP_OP_UPLOAD_CONTEXT 0x13 | |
402 | #define I40IW_CQP_OP_ALLOCATE_LOC_MAC_IP_TABLE_ENTRY 0x14 | |
403 | #define I40IW_CQP_OP_MANAGE_HMC_PM_FUNC_TABLE 0x15 | |
404 | #define I40IW_CQP_OP_CREATE_CEQ 0x16 | |
405 | #define I40IW_CQP_OP_DESTROY_CEQ 0x18 | |
406 | #define I40IW_CQP_OP_CREATE_AEQ 0x19 | |
407 | #define I40IW_CQP_OP_DESTROY_AEQ 0x1b | |
408 | #define I40IW_CQP_OP_CREATE_ADDR_VECT 0x1c | |
409 | #define I40IW_CQP_OP_MODIFY_ADDR_VECT 0x1d | |
410 | #define I40IW_CQP_OP_DESTROY_ADDR_VECT 0x1e | |
411 | #define I40IW_CQP_OP_UPDATE_PE_SDS 0x1f | |
412 | #define I40IW_CQP_OP_QUERY_FPM_VALUES 0x20 | |
413 | #define I40IW_CQP_OP_COMMIT_FPM_VALUES 0x21 | |
414 | #define I40IW_CQP_OP_FLUSH_WQES 0x22 | |
415 | #define I40IW_CQP_OP_MANAGE_APBVT 0x23 | |
416 | #define I40IW_CQP_OP_NOP 0x24 | |
417 | #define I40IW_CQP_OP_MANAGE_QUAD_HASH_TABLE_ENTRY 0x25 | |
418 | #define I40IW_CQP_OP_CREATE_UDA_MCAST_GROUP 0x26 | |
419 | #define I40IW_CQP_OP_MODIFY_UDA_MCAST_GROUP 0x27 | |
420 | #define I40IW_CQP_OP_DESTROY_UDA_MCAST_GROUP 0x28 | |
421 | #define I40IW_CQP_OP_SUSPEND_QP 0x29 | |
422 | #define I40IW_CQP_OP_RESUME_QP 0x2a | |
423 | #define I40IW_CQP_OP_SHMC_PAGES_ALLOCATED 0x2b | |
424 | #define I40IW_CQP_OP_SET_HMC_RESOURCE_PROFILE 0x2d | |
425 | ||
426 | #define I40IW_UDA_QPSQ_NEXT_HEADER_SHIFT 16 | |
427 | #define I40IW_UDA_QPSQ_NEXT_HEADER_MASK ((u64)0xff << I40IW_UDA_QPSQ_NEXT_HEADER_SHIFT) | |
428 | ||
429 | #define I40IW_UDA_QPSQ_OPCODE_SHIFT 32 | |
430 | #define I40IW_UDA_QPSQ_OPCODE_MASK ((u64)0x3f << I40IW_UDA_QPSQ_OPCODE_SHIFT) | |
431 | ||
432 | #define I40IW_UDA_QPSQ_MACLEN_SHIFT 56 | |
433 | #define I40IW_UDA_QPSQ_MACLEN_MASK \ | |
434 | ((u64)0x7f << I40IW_UDA_QPSQ_MACLEN_SHIFT) | |
435 | ||
436 | #define I40IW_UDA_QPSQ_IPLEN_SHIFT 48 | |
437 | #define I40IW_UDA_QPSQ_IPLEN_MASK \ | |
438 | ((u64)0x7f << I40IW_UDA_QPSQ_IPLEN_SHIFT) | |
439 | ||
440 | #define I40IW_UDA_QPSQ_L4T_SHIFT 30 | |
441 | #define I40IW_UDA_QPSQ_L4T_MASK \ | |
442 | ((u64)0x3 << I40IW_UDA_QPSQ_L4T_SHIFT) | |
443 | ||
444 | #define I40IW_UDA_QPSQ_IIPT_SHIFT 28 | |
445 | #define I40IW_UDA_QPSQ_IIPT_MASK \ | |
446 | ((u64)0x3 << I40IW_UDA_QPSQ_IIPT_SHIFT) | |
447 | ||
448 | #define I40IW_UDA_QPSQ_L4LEN_SHIFT 24 | |
449 | #define I40IW_UDA_QPSQ_L4LEN_MASK ((u64)0xf << I40IW_UDA_QPSQ_L4LEN_SHIFT) | |
450 | ||
451 | #define I40IW_UDA_QPSQ_AVIDX_SHIFT 0 | |
452 | #define I40IW_UDA_QPSQ_AVIDX_MASK ((u64)0xffff << I40IW_UDA_QPSQ_AVIDX_SHIFT) | |
453 | ||
454 | #define I40IW_UDA_QPSQ_VALID_SHIFT 63 | |
455 | #define I40IW_UDA_QPSQ_VALID_MASK \ | |
456 | ((u64)0x1 << I40IW_UDA_QPSQ_VALID_SHIFT) | |
457 | ||
458 | #define I40IW_UDA_QPSQ_SIGCOMPL_SHIFT 62 | |
459 | #define I40IW_UDA_QPSQ_SIGCOMPL_MASK ((u64)0x1 << I40IW_UDA_QPSQ_SIGCOMPL_SHIFT) | |
460 | ||
461 | #define I40IW_UDA_PAYLOADLEN_SHIFT 0 | |
462 | #define I40IW_UDA_PAYLOADLEN_MASK ((u64)0x3fff << I40IW_UDA_PAYLOADLEN_SHIFT) | |
463 | ||
464 | #define I40IW_UDA_HDRLEN_SHIFT 16 | |
465 | #define I40IW_UDA_HDRLEN_MASK ((u64)0x1ff << I40IW_UDA_HDRLEN_SHIFT) | |
466 | ||
467 | #define I40IW_VLAN_TAG_VALID_SHIFT 50 | |
468 | #define I40IW_VLAN_TAG_VALID_MASK ((u64)0x1 << I40IW_VLAN_TAG_VALID_SHIFT) | |
469 | ||
470 | #define I40IW_UDA_L3PROTO_SHIFT 0 | |
471 | #define I40IW_UDA_L3PROTO_MASK ((u64)0x3 << I40IW_UDA_L3PROTO_SHIFT) | |
472 | ||
473 | #define I40IW_UDA_L4PROTO_SHIFT 16 | |
474 | #define I40IW_UDA_L4PROTO_MASK ((u64)0x3 << I40IW_UDA_L4PROTO_SHIFT) | |
475 | ||
476 | #define I40IW_UDA_QPSQ_DOLOOPBACK_SHIFT 44 | |
477 | #define I40IW_UDA_QPSQ_DOLOOPBACK_MASK \ | |
478 | ((u64)0x1 << I40IW_UDA_QPSQ_DOLOOPBACK_SHIFT) | |
479 | ||
480 | /* CQP SQ WQE common fields */ | |
481 | #define I40IW_CQPSQ_OPCODE_SHIFT 32 | |
482 | #define I40IW_CQPSQ_OPCODE_MASK (0x3fULL << I40IW_CQPSQ_OPCODE_SHIFT) | |
483 | ||
484 | #define I40IW_CQPSQ_WQEVALID_SHIFT 63 | |
485 | #define I40IW_CQPSQ_WQEVALID_MASK (1ULL << I40IW_CQPSQ_WQEVALID_SHIFT) | |
486 | ||
487 | #define I40IW_CQPSQ_TPHVAL_SHIFT 0 | |
488 | #define I40IW_CQPSQ_TPHVAL_MASK (0xffUL << I40IW_CQPSQ_TPHVAL_SHIFT) | |
489 | ||
490 | #define I40IW_CQPSQ_TPHEN_SHIFT 60 | |
491 | #define I40IW_CQPSQ_TPHEN_MASK (1ULL << I40IW_CQPSQ_TPHEN_SHIFT) | |
492 | ||
493 | #define I40IW_CQPSQ_PBUFADDR_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
494 | #define I40IW_CQPSQ_PBUFADDR_MASK I40IW_CQPHC_QPCTX_MASK | |
495 | ||
496 | /* Create/Modify/Destroy QP */ | |
497 | ||
498 | #define I40IW_CQPSQ_QP_NEWMSS_SHIFT 32 | |
499 | #define I40IW_CQPSQ_QP_NEWMSS_MASK (0x3fffULL << I40IW_CQPSQ_QP_NEWMSS_SHIFT) | |
500 | ||
501 | #define I40IW_CQPSQ_QP_TERMLEN_SHIFT 48 | |
502 | #define I40IW_CQPSQ_QP_TERMLEN_MASK (0xfULL << I40IW_CQPSQ_QP_TERMLEN_SHIFT) | |
503 | ||
504 | #define I40IW_CQPSQ_QP_QPCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
505 | #define I40IW_CQPSQ_QP_QPCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
506 | ||
507 | #define I40IW_CQPSQ_QP_QPID_SHIFT 0 | |
508 | #define I40IW_CQPSQ_QP_QPID_MASK (0x3FFFFUL) | |
509 | /* I40IWCQ_QPID_MASK */ | |
510 | ||
511 | #define I40IW_CQPSQ_QP_OP_SHIFT 32 | |
512 | #define I40IW_CQPSQ_QP_OP_MASK I40IWCQ_OP_MASK | |
513 | ||
514 | #define I40IW_CQPSQ_QP_ORDVALID_SHIFT 42 | |
515 | #define I40IW_CQPSQ_QP_ORDVALID_MASK (1ULL << I40IW_CQPSQ_QP_ORDVALID_SHIFT) | |
516 | ||
517 | #define I40IW_CQPSQ_QP_TOECTXVALID_SHIFT 43 | |
518 | #define I40IW_CQPSQ_QP_TOECTXVALID_MASK \ | |
519 | (1ULL << I40IW_CQPSQ_QP_TOECTXVALID_SHIFT) | |
520 | ||
521 | #define I40IW_CQPSQ_QP_CACHEDVARVALID_SHIFT 44 | |
522 | #define I40IW_CQPSQ_QP_CACHEDVARVALID_MASK \ | |
523 | (1ULL << I40IW_CQPSQ_QP_CACHEDVARVALID_SHIFT) | |
524 | ||
525 | #define I40IW_CQPSQ_QP_VQ_SHIFT 45 | |
526 | #define I40IW_CQPSQ_QP_VQ_MASK (1ULL << I40IW_CQPSQ_QP_VQ_SHIFT) | |
527 | ||
528 | #define I40IW_CQPSQ_QP_FORCELOOPBACK_SHIFT 46 | |
529 | #define I40IW_CQPSQ_QP_FORCELOOPBACK_MASK \ | |
530 | (1ULL << I40IW_CQPSQ_QP_FORCELOOPBACK_SHIFT) | |
531 | ||
532 | #define I40IW_CQPSQ_QP_CQNUMVALID_SHIFT 47 | |
533 | #define I40IW_CQPSQ_QP_CQNUMVALID_MASK \ | |
534 | (1ULL << I40IW_CQPSQ_QP_CQNUMVALID_SHIFT) | |
535 | ||
536 | #define I40IW_CQPSQ_QP_QPTYPE_SHIFT 48 | |
537 | #define I40IW_CQPSQ_QP_QPTYPE_MASK (0x3ULL << I40IW_CQPSQ_QP_QPTYPE_SHIFT) | |
538 | ||
539 | #define I40IW_CQPSQ_QP_MSSCHANGE_SHIFT 52 | |
540 | #define I40IW_CQPSQ_QP_MSSCHANGE_MASK (1ULL << I40IW_CQPSQ_QP_MSSCHANGE_SHIFT) | |
541 | ||
542 | #define I40IW_CQPSQ_QP_STATRSRC_SHIFT 53 | |
543 | #define I40IW_CQPSQ_QP_STATRSRC_MASK (1ULL << I40IW_CQPSQ_QP_STATRSRC_SHIFT) | |
544 | ||
545 | #define I40IW_CQPSQ_QP_IGNOREMWBOUND_SHIFT 54 | |
546 | #define I40IW_CQPSQ_QP_IGNOREMWBOUND_MASK \ | |
547 | (1ULL << I40IW_CQPSQ_QP_IGNOREMWBOUND_SHIFT) | |
548 | ||
549 | #define I40IW_CQPSQ_QP_REMOVEHASHENTRY_SHIFT 55 | |
550 | #define I40IW_CQPSQ_QP_REMOVEHASHENTRY_MASK \ | |
551 | (1ULL << I40IW_CQPSQ_QP_REMOVEHASHENTRY_SHIFT) | |
552 | ||
553 | #define I40IW_CQPSQ_QP_TERMACT_SHIFT 56 | |
554 | #define I40IW_CQPSQ_QP_TERMACT_MASK (0x3ULL << I40IW_CQPSQ_QP_TERMACT_SHIFT) | |
555 | ||
556 | #define I40IW_CQPSQ_QP_RESETCON_SHIFT 58 | |
557 | #define I40IW_CQPSQ_QP_RESETCON_MASK (1ULL << I40IW_CQPSQ_QP_RESETCON_SHIFT) | |
558 | ||
559 | #define I40IW_CQPSQ_QP_ARPTABIDXVALID_SHIFT 59 | |
560 | #define I40IW_CQPSQ_QP_ARPTABIDXVALID_MASK \ | |
561 | (1ULL << I40IW_CQPSQ_QP_ARPTABIDXVALID_SHIFT) | |
562 | ||
563 | #define I40IW_CQPSQ_QP_NEXTIWSTATE_SHIFT 60 | |
564 | #define I40IW_CQPSQ_QP_NEXTIWSTATE_MASK \ | |
565 | (0x7ULL << I40IW_CQPSQ_QP_NEXTIWSTATE_SHIFT) | |
566 | ||
567 | #define I40IW_CQPSQ_QP_DBSHADOWADDR_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
568 | #define I40IW_CQPSQ_QP_DBSHADOWADDR_MASK I40IW_CQPHC_QPCTX_MASK | |
569 | ||
570 | /* Create/Modify/Destroy CQ */ | |
571 | #define I40IW_CQPSQ_CQ_CQSIZE_SHIFT 0 | |
572 | #define I40IW_CQPSQ_CQ_CQSIZE_MASK (0x3ffffUL << I40IW_CQPSQ_CQ_CQSIZE_SHIFT) | |
573 | ||
574 | #define I40IW_CQPSQ_CQ_CQCTX_SHIFT 0 | |
575 | #define I40IW_CQPSQ_CQ_CQCTX_MASK \ | |
576 | (0x7fffffffffffffffULL << I40IW_CQPSQ_CQ_CQCTX_SHIFT) | |
577 | ||
578 | #define I40IW_CQPSQ_CQ_CQCTX_SHIFT 0 | |
579 | #define I40IW_CQPSQ_CQ_CQCTX_MASK \ | |
580 | (0x7fffffffffffffffULL << I40IW_CQPSQ_CQ_CQCTX_SHIFT) | |
581 | ||
582 | #define I40IW_CQPSQ_CQ_SHADOW_READ_THRESHOLD_SHIFT 0 | |
583 | #define I40IW_CQPSQ_CQ_SHADOW_READ_THRESHOLD_MASK \ | |
584 | (0x3ffff << I40IW_CQPSQ_CQ_SHADOW_READ_THRESHOLD_SHIFT) | |
585 | ||
586 | #define I40IW_CQPSQ_CQ_CEQID_SHIFT 24 | |
587 | #define I40IW_CQPSQ_CQ_CEQID_MASK (0x7fUL << I40IW_CQPSQ_CQ_CEQID_SHIFT) | |
588 | ||
589 | #define I40IW_CQPSQ_CQ_OP_SHIFT 32 | |
590 | #define I40IW_CQPSQ_CQ_OP_MASK (0x3fULL << I40IW_CQPSQ_CQ_OP_SHIFT) | |
591 | ||
592 | #define I40IW_CQPSQ_CQ_CQRESIZE_SHIFT 43 | |
593 | #define I40IW_CQPSQ_CQ_CQRESIZE_MASK (1ULL << I40IW_CQPSQ_CQ_CQRESIZE_SHIFT) | |
594 | ||
595 | #define I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT 44 | |
596 | #define I40IW_CQPSQ_CQ_LPBLSIZE_MASK (3ULL << I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT) | |
597 | ||
598 | #define I40IW_CQPSQ_CQ_CHKOVERFLOW_SHIFT 46 | |
599 | #define I40IW_CQPSQ_CQ_CHKOVERFLOW_MASK \ | |
600 | (1ULL << I40IW_CQPSQ_CQ_CHKOVERFLOW_SHIFT) | |
601 | ||
602 | #define I40IW_CQPSQ_CQ_VIRTMAP_SHIFT 47 | |
603 | #define I40IW_CQPSQ_CQ_VIRTMAP_MASK (1ULL << I40IW_CQPSQ_CQ_VIRTMAP_SHIFT) | |
604 | ||
605 | #define I40IW_CQPSQ_CQ_ENCEQEMASK_SHIFT 48 | |
606 | #define I40IW_CQPSQ_CQ_ENCEQEMASK_MASK \ | |
607 | (1ULL << I40IW_CQPSQ_CQ_ENCEQEMASK_SHIFT) | |
608 | ||
609 | #define I40IW_CQPSQ_CQ_CEQIDVALID_SHIFT 49 | |
610 | #define I40IW_CQPSQ_CQ_CEQIDVALID_MASK \ | |
611 | (1ULL << I40IW_CQPSQ_CQ_CEQIDVALID_SHIFT) | |
612 | ||
613 | #define I40IW_CQPSQ_CQ_AVOIDMEMCNFLCT_SHIFT 61 | |
614 | #define I40IW_CQPSQ_CQ_AVOIDMEMCNFLCT_MASK \ | |
615 | (1ULL << I40IW_CQPSQ_CQ_AVOIDMEMCNFLCT_SHIFT) | |
616 | ||
617 | /* Create/Modify/Destroy Shared Receive Queue */ | |
618 | ||
619 | #define I40IW_CQPSQ_SRQ_RQSIZE_SHIFT 0 | |
620 | #define I40IW_CQPSQ_SRQ_RQSIZE_MASK (0xfUL << I40IW_CQPSQ_SRQ_RQSIZE_SHIFT) | |
621 | ||
622 | #define I40IW_CQPSQ_SRQ_RQWQESIZE_SHIFT 4 | |
623 | #define I40IW_CQPSQ_SRQ_RQWQESIZE_MASK \ | |
624 | (0x7UL << I40IW_CQPSQ_SRQ_RQWQESIZE_SHIFT) | |
625 | ||
626 | #define I40IW_CQPSQ_SRQ_SRQLIMIT_SHIFT 32 | |
627 | #define I40IW_CQPSQ_SRQ_SRQLIMIT_MASK \ | |
628 | (0xfffULL << I40IW_CQPSQ_SRQ_SRQLIMIT_SHIFT) | |
629 | ||
630 | #define I40IW_CQPSQ_SRQ_SRQCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
631 | #define I40IW_CQPSQ_SRQ_SRQCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
632 | ||
633 | #define I40IW_CQPSQ_SRQ_PDID_SHIFT 16 | |
634 | #define I40IW_CQPSQ_SRQ_PDID_MASK \ | |
635 | (0x7fffULL << I40IW_CQPSQ_SRQ_PDID_SHIFT) | |
636 | ||
637 | #define I40IW_CQPSQ_SRQ_SRQID_SHIFT 0 | |
638 | #define I40IW_CQPSQ_SRQ_SRQID_MASK (0x7fffUL << I40IW_CQPSQ_SRQ_SRQID_SHIFT) | |
639 | ||
640 | #define I40IW_CQPSQ_SRQ_LPBLSIZE_SHIFT I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT | |
641 | #define I40IW_CQPSQ_SRQ_LPBLSIZE_MASK I40IW_CQPSQ_CQ_LPBLSIZE_MASK | |
642 | ||
643 | #define I40IW_CQPSQ_SRQ_VIRTMAP_SHIFT I40IW_CQPSQ_CQ_VIRTMAP_SHIFT | |
644 | #define I40IW_CQPSQ_SRQ_VIRTMAP_MASK I40IW_CQPSQ_CQ_VIRTMAP_MASK | |
645 | ||
646 | #define I40IW_CQPSQ_SRQ_TPHEN_SHIFT I40IW_CQPSQ_TPHEN_SHIFT | |
647 | #define I40IW_CQPSQ_SRQ_TPHEN_MASK I40IW_CQPSQ_TPHEN_MASK | |
648 | ||
649 | #define I40IW_CQPSQ_SRQ_ARMLIMITEVENT_SHIFT 61 | |
650 | #define I40IW_CQPSQ_SRQ_ARMLIMITEVENT_MASK \ | |
651 | (1ULL << I40IW_CQPSQ_SRQ_ARMLIMITEVENT_SHIFT) | |
652 | ||
653 | #define I40IW_CQPSQ_SRQ_DBSHADOWAREA_SHIFT 6 | |
654 | #define I40IW_CQPSQ_SRQ_DBSHADOWAREA_MASK \ | |
655 | (0x3ffffffffffffffULL << I40IW_CQPSQ_SRQ_DBSHADOWAREA_SHIFT) | |
656 | ||
657 | #define I40IW_CQPSQ_SRQ_FIRSTPMPBLIDX_SHIFT 0 | |
658 | #define I40IW_CQPSQ_SRQ_FIRSTPMPBLIDX_MASK \ | |
659 | (0xfffffffUL << I40IW_CQPSQ_SRQ_FIRSTPMPBLIDX_SHIFT) | |
660 | ||
661 | /* Allocate/Register/Register Shared/Deallocate Stag */ | |
662 | #define I40IW_CQPSQ_STAG_VA_FBO_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
663 | #define I40IW_CQPSQ_STAG_VA_FBO_MASK I40IW_CQPHC_QPCTX_MASK | |
664 | ||
665 | #define I40IW_CQPSQ_STAG_STAGLEN_SHIFT 0 | |
666 | #define I40IW_CQPSQ_STAG_STAGLEN_MASK \ | |
667 | (0x3fffffffffffULL << I40IW_CQPSQ_STAG_STAGLEN_SHIFT) | |
668 | ||
669 | #define I40IW_CQPSQ_STAG_PDID_SHIFT 48 | |
670 | #define I40IW_CQPSQ_STAG_PDID_MASK (0x7fffULL << I40IW_CQPSQ_STAG_PDID_SHIFT) | |
671 | ||
672 | #define I40IW_CQPSQ_STAG_KEY_SHIFT 0 | |
673 | #define I40IW_CQPSQ_STAG_KEY_MASK (0xffUL << I40IW_CQPSQ_STAG_KEY_SHIFT) | |
674 | ||
675 | #define I40IW_CQPSQ_STAG_IDX_SHIFT 8 | |
676 | #define I40IW_CQPSQ_STAG_IDX_MASK (0xffffffUL << I40IW_CQPSQ_STAG_IDX_SHIFT) | |
677 | ||
678 | #define I40IW_CQPSQ_STAG_PARENTSTAGIDX_SHIFT 32 | |
679 | #define I40IW_CQPSQ_STAG_PARENTSTAGIDX_MASK \ | |
680 | (0xffffffULL << I40IW_CQPSQ_STAG_PARENTSTAGIDX_SHIFT) | |
681 | ||
682 | #define I40IW_CQPSQ_STAG_MR_SHIFT 43 | |
683 | #define I40IW_CQPSQ_STAG_MR_MASK (1ULL << I40IW_CQPSQ_STAG_MR_SHIFT) | |
684 | ||
685 | #define I40IW_CQPSQ_STAG_LPBLSIZE_SHIFT I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT | |
686 | #define I40IW_CQPSQ_STAG_LPBLSIZE_MASK I40IW_CQPSQ_CQ_LPBLSIZE_MASK | |
687 | ||
688 | #define I40IW_CQPSQ_STAG_HPAGESIZE_SHIFT 46 | |
689 | #define I40IW_CQPSQ_STAG_HPAGESIZE_MASK \ | |
690 | (1ULL << I40IW_CQPSQ_STAG_HPAGESIZE_SHIFT) | |
691 | ||
692 | #define I40IW_CQPSQ_STAG_ARIGHTS_SHIFT 48 | |
693 | #define I40IW_CQPSQ_STAG_ARIGHTS_MASK \ | |
694 | (0x1fULL << I40IW_CQPSQ_STAG_ARIGHTS_SHIFT) | |
695 | ||
696 | #define I40IW_CQPSQ_STAG_REMACCENABLED_SHIFT 53 | |
697 | #define I40IW_CQPSQ_STAG_REMACCENABLED_MASK \ | |
698 | (1ULL << I40IW_CQPSQ_STAG_REMACCENABLED_SHIFT) | |
699 | ||
700 | #define I40IW_CQPSQ_STAG_VABASEDTO_SHIFT 59 | |
701 | #define I40IW_CQPSQ_STAG_VABASEDTO_MASK \ | |
702 | (1ULL << I40IW_CQPSQ_STAG_VABASEDTO_SHIFT) | |
703 | ||
704 | #define I40IW_CQPSQ_STAG_USEHMCFNIDX_SHIFT 60 | |
705 | #define I40IW_CQPSQ_STAG_USEHMCFNIDX_MASK \ | |
706 | (1ULL << I40IW_CQPSQ_STAG_USEHMCFNIDX_SHIFT) | |
707 | ||
708 | #define I40IW_CQPSQ_STAG_USEPFRID_SHIFT 61 | |
709 | #define I40IW_CQPSQ_STAG_USEPFRID_MASK \ | |
710 | (1ULL << I40IW_CQPSQ_STAG_USEPFRID_SHIFT) | |
711 | ||
712 | #define I40IW_CQPSQ_STAG_PBA_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
713 | #define I40IW_CQPSQ_STAG_PBA_MASK I40IW_CQPHC_QPCTX_MASK | |
714 | ||
715 | #define I40IW_CQPSQ_STAG_HMCFNIDX_SHIFT 0 | |
716 | #define I40IW_CQPSQ_STAG_HMCFNIDX_MASK \ | |
717 | (0x3fUL << I40IW_CQPSQ_STAG_HMCFNIDX_SHIFT) | |
718 | ||
719 | #define I40IW_CQPSQ_STAG_FIRSTPMPBLIDX_SHIFT 0 | |
720 | #define I40IW_CQPSQ_STAG_FIRSTPMPBLIDX_MASK \ | |
721 | (0xfffffffUL << I40IW_CQPSQ_STAG_FIRSTPMPBLIDX_SHIFT) | |
722 | ||
723 | /* Query stag */ | |
724 | #define I40IW_CQPSQ_QUERYSTAG_IDX_SHIFT I40IW_CQPSQ_STAG_IDX_SHIFT | |
725 | #define I40IW_CQPSQ_QUERYSTAG_IDX_MASK I40IW_CQPSQ_STAG_IDX_MASK | |
726 | ||
727 | /* Allocate Local IP Address Entry */ | |
728 | ||
729 | /* Manage Local IP Address Table - MLIPA */ | |
730 | #define I40IW_CQPSQ_MLIPA_IPV6LO_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
731 | #define I40IW_CQPSQ_MLIPA_IPV6LO_MASK I40IW_CQPHC_QPCTX_MASK | |
732 | ||
733 | #define I40IW_CQPSQ_MLIPA_IPV6HI_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
734 | #define I40IW_CQPSQ_MLIPA_IPV6HI_MASK I40IW_CQPHC_QPCTX_MASK | |
735 | ||
736 | #define I40IW_CQPSQ_MLIPA_IPV4_SHIFT 0 | |
737 | #define I40IW_CQPSQ_MLIPA_IPV4_MASK \ | |
738 | (0xffffffffUL << I40IW_CQPSQ_MLIPA_IPV4_SHIFT) | |
739 | ||
740 | #define I40IW_CQPSQ_MLIPA_IPTABLEIDX_SHIFT 0 | |
741 | #define I40IW_CQPSQ_MLIPA_IPTABLEIDX_MASK \ | |
742 | (0x3fUL << I40IW_CQPSQ_MLIPA_IPTABLEIDX_SHIFT) | |
743 | ||
744 | #define I40IW_CQPSQ_MLIPA_IPV4VALID_SHIFT 42 | |
745 | #define I40IW_CQPSQ_MLIPA_IPV4VALID_MASK \ | |
746 | (1ULL << I40IW_CQPSQ_MLIPA_IPV4VALID_SHIFT) | |
747 | ||
748 | #define I40IW_CQPSQ_MLIPA_IPV6VALID_SHIFT 43 | |
749 | #define I40IW_CQPSQ_MLIPA_IPV6VALID_MASK \ | |
750 | (1ULL << I40IW_CQPSQ_MLIPA_IPV6VALID_SHIFT) | |
751 | ||
752 | #define I40IW_CQPSQ_MLIPA_FREEENTRY_SHIFT 62 | |
753 | #define I40IW_CQPSQ_MLIPA_FREEENTRY_MASK \ | |
754 | (1ULL << I40IW_CQPSQ_MLIPA_FREEENTRY_SHIFT) | |
755 | ||
756 | #define I40IW_CQPSQ_MLIPA_IGNORE_REF_CNT_SHIFT 61 | |
757 | #define I40IW_CQPSQ_MLIPA_IGNORE_REF_CNT_MASK \ | |
758 | (1ULL << I40IW_CQPSQ_MLIPA_IGNORE_REF_CNT_SHIFT) | |
759 | ||
760 | #define I40IW_CQPSQ_MLIPA_MAC0_SHIFT 0 | |
761 | #define I40IW_CQPSQ_MLIPA_MAC0_MASK (0xffUL << I40IW_CQPSQ_MLIPA_MAC0_SHIFT) | |
762 | ||
763 | #define I40IW_CQPSQ_MLIPA_MAC1_SHIFT 8 | |
764 | #define I40IW_CQPSQ_MLIPA_MAC1_MASK (0xffUL << I40IW_CQPSQ_MLIPA_MAC1_SHIFT) | |
765 | ||
766 | #define I40IW_CQPSQ_MLIPA_MAC2_SHIFT 16 | |
767 | #define I40IW_CQPSQ_MLIPA_MAC2_MASK (0xffUL << I40IW_CQPSQ_MLIPA_MAC2_SHIFT) | |
768 | ||
769 | #define I40IW_CQPSQ_MLIPA_MAC3_SHIFT 24 | |
770 | #define I40IW_CQPSQ_MLIPA_MAC3_MASK (0xffUL << I40IW_CQPSQ_MLIPA_MAC3_SHIFT) | |
771 | ||
772 | #define I40IW_CQPSQ_MLIPA_MAC4_SHIFT 32 | |
773 | #define I40IW_CQPSQ_MLIPA_MAC4_MASK (0xffULL << I40IW_CQPSQ_MLIPA_MAC4_SHIFT) | |
774 | ||
775 | #define I40IW_CQPSQ_MLIPA_MAC5_SHIFT 40 | |
776 | #define I40IW_CQPSQ_MLIPA_MAC5_MASK (0xffULL << I40IW_CQPSQ_MLIPA_MAC5_SHIFT) | |
777 | ||
778 | /* Manage ARP Table - MAT */ | |
779 | #define I40IW_CQPSQ_MAT_REACHMAX_SHIFT 0 | |
780 | #define I40IW_CQPSQ_MAT_REACHMAX_MASK \ | |
781 | (0xffffffffUL << I40IW_CQPSQ_MAT_REACHMAX_SHIFT) | |
782 | ||
783 | #define I40IW_CQPSQ_MAT_MACADDR_SHIFT 0 | |
784 | #define I40IW_CQPSQ_MAT_MACADDR_MASK \ | |
785 | (0xffffffffffffULL << I40IW_CQPSQ_MAT_MACADDR_SHIFT) | |
786 | ||
787 | #define I40IW_CQPSQ_MAT_ARPENTRYIDX_SHIFT 0 | |
788 | #define I40IW_CQPSQ_MAT_ARPENTRYIDX_MASK \ | |
789 | (0xfffUL << I40IW_CQPSQ_MAT_ARPENTRYIDX_SHIFT) | |
790 | ||
791 | #define I40IW_CQPSQ_MAT_ENTRYVALID_SHIFT 42 | |
792 | #define I40IW_CQPSQ_MAT_ENTRYVALID_MASK \ | |
793 | (1ULL << I40IW_CQPSQ_MAT_ENTRYVALID_SHIFT) | |
794 | ||
795 | #define I40IW_CQPSQ_MAT_PERMANENT_SHIFT 43 | |
796 | #define I40IW_CQPSQ_MAT_PERMANENT_MASK \ | |
797 | (1ULL << I40IW_CQPSQ_MAT_PERMANENT_SHIFT) | |
798 | ||
799 | #define I40IW_CQPSQ_MAT_QUERY_SHIFT 44 | |
800 | #define I40IW_CQPSQ_MAT_QUERY_MASK (1ULL << I40IW_CQPSQ_MAT_QUERY_SHIFT) | |
801 | ||
802 | /* Manage VF PBLE Backing Pages - MVPBP*/ | |
803 | #define I40IW_CQPSQ_MVPBP_PD_ENTRY_CNT_SHIFT 0 | |
804 | #define I40IW_CQPSQ_MVPBP_PD_ENTRY_CNT_MASK \ | |
805 | (0x3ffULL << I40IW_CQPSQ_MVPBP_PD_ENTRY_CNT_SHIFT) | |
806 | ||
807 | #define I40IW_CQPSQ_MVPBP_FIRST_PD_INX_SHIFT 16 | |
808 | #define I40IW_CQPSQ_MVPBP_FIRST_PD_INX_MASK \ | |
809 | (0x1ffULL << I40IW_CQPSQ_MVPBP_FIRST_PD_INX_SHIFT) | |
810 | ||
811 | #define I40IW_CQPSQ_MVPBP_SD_INX_SHIFT 32 | |
812 | #define I40IW_CQPSQ_MVPBP_SD_INX_MASK \ | |
813 | (0xfffULL << I40IW_CQPSQ_MVPBP_SD_INX_SHIFT) | |
814 | ||
815 | #define I40IW_CQPSQ_MVPBP_INV_PD_ENT_SHIFT 62 | |
816 | #define I40IW_CQPSQ_MVPBP_INV_PD_ENT_MASK \ | |
817 | (0x1ULL << I40IW_CQPSQ_MVPBP_INV_PD_ENT_SHIFT) | |
818 | ||
819 | #define I40IW_CQPSQ_MVPBP_PD_PLPBA_SHIFT 3 | |
820 | #define I40IW_CQPSQ_MVPBP_PD_PLPBA_MASK \ | |
821 | (0x1fffffffffffffffULL << I40IW_CQPSQ_MVPBP_PD_PLPBA_SHIFT) | |
822 | ||
823 | /* Manage Push Page - MPP */ | |
824 | #define I40IW_INVALID_PUSH_PAGE_INDEX 0xffff | |
825 | ||
826 | #define I40IW_CQPSQ_MPP_QS_HANDLE_SHIFT 0 | |
827 | #define I40IW_CQPSQ_MPP_QS_HANDLE_MASK (0xffffUL << \ | |
828 | I40IW_CQPSQ_MPP_QS_HANDLE_SHIFT) | |
829 | ||
830 | #define I40IW_CQPSQ_MPP_PPIDX_SHIFT 0 | |
831 | #define I40IW_CQPSQ_MPP_PPIDX_MASK (0x3ffUL << I40IW_CQPSQ_MPP_PPIDX_SHIFT) | |
832 | ||
833 | #define I40IW_CQPSQ_MPP_FREE_PAGE_SHIFT 62 | |
834 | #define I40IW_CQPSQ_MPP_FREE_PAGE_MASK (1ULL << I40IW_CQPSQ_MPP_FREE_PAGE_SHIFT) | |
835 | ||
836 | /* Upload Context - UCTX */ | |
837 | #define I40IW_CQPSQ_UCTX_QPCTXADDR_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
838 | #define I40IW_CQPSQ_UCTX_QPCTXADDR_MASK I40IW_CQPHC_QPCTX_MASK | |
839 | ||
840 | #define I40IW_CQPSQ_UCTX_QPID_SHIFT 0 | |
841 | #define I40IW_CQPSQ_UCTX_QPID_MASK (0x3ffffUL << I40IW_CQPSQ_UCTX_QPID_SHIFT) | |
842 | ||
843 | #define I40IW_CQPSQ_UCTX_QPTYPE_SHIFT 48 | |
844 | #define I40IW_CQPSQ_UCTX_QPTYPE_MASK (0xfULL << I40IW_CQPSQ_UCTX_QPTYPE_SHIFT) | |
845 | ||
846 | #define I40IW_CQPSQ_UCTX_RAWFORMAT_SHIFT 61 | |
847 | #define I40IW_CQPSQ_UCTX_RAWFORMAT_MASK \ | |
848 | (1ULL << I40IW_CQPSQ_UCTX_RAWFORMAT_SHIFT) | |
849 | ||
850 | #define I40IW_CQPSQ_UCTX_FREEZEQP_SHIFT 62 | |
851 | #define I40IW_CQPSQ_UCTX_FREEZEQP_MASK \ | |
852 | (1ULL << I40IW_CQPSQ_UCTX_FREEZEQP_SHIFT) | |
853 | ||
854 | /* Manage HMC PM Function Table - MHMC */ | |
855 | #define I40IW_CQPSQ_MHMC_VFIDX_SHIFT 0 | |
856 | #define I40IW_CQPSQ_MHMC_VFIDX_MASK (0x7fUL << I40IW_CQPSQ_MHMC_VFIDX_SHIFT) | |
857 | ||
858 | #define I40IW_CQPSQ_MHMC_FREEPMFN_SHIFT 62 | |
859 | #define I40IW_CQPSQ_MHMC_FREEPMFN_MASK \ | |
860 | (1ULL << I40IW_CQPSQ_MHMC_FREEPMFN_SHIFT) | |
861 | ||
862 | /* Set HMC Resource Profile - SHMCRP */ | |
863 | #define I40IW_CQPSQ_SHMCRP_HMC_PROFILE_SHIFT 0 | |
864 | #define I40IW_CQPSQ_SHMCRP_HMC_PROFILE_MASK \ | |
865 | (0x7ULL << I40IW_CQPSQ_SHMCRP_HMC_PROFILE_SHIFT) | |
866 | #define I40IW_CQPSQ_SHMCRP_VFNUM_SHIFT 32 | |
867 | #define I40IW_CQPSQ_SHMCRP_VFNUM_MASK (0x3fULL << I40IW_CQPSQ_SHMCRP_VFNUM_SHIFT) | |
868 | ||
869 | /* Create/Destroy CEQ */ | |
870 | #define I40IW_CQPSQ_CEQ_CEQSIZE_SHIFT 0 | |
871 | #define I40IW_CQPSQ_CEQ_CEQSIZE_MASK \ | |
872 | (0x1ffffUL << I40IW_CQPSQ_CEQ_CEQSIZE_SHIFT) | |
873 | ||
874 | #define I40IW_CQPSQ_CEQ_CEQID_SHIFT 0 | |
875 | #define I40IW_CQPSQ_CEQ_CEQID_MASK (0x7fUL << I40IW_CQPSQ_CEQ_CEQID_SHIFT) | |
876 | ||
877 | #define I40IW_CQPSQ_CEQ_LPBLSIZE_SHIFT I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT | |
878 | #define I40IW_CQPSQ_CEQ_LPBLSIZE_MASK I40IW_CQPSQ_CQ_LPBLSIZE_MASK | |
879 | ||
880 | #define I40IW_CQPSQ_CEQ_VMAP_SHIFT 47 | |
881 | #define I40IW_CQPSQ_CEQ_VMAP_MASK (1ULL << I40IW_CQPSQ_CEQ_VMAP_SHIFT) | |
882 | ||
883 | #define I40IW_CQPSQ_CEQ_FIRSTPMPBLIDX_SHIFT 0 | |
884 | #define I40IW_CQPSQ_CEQ_FIRSTPMPBLIDX_MASK \ | |
885 | (0xfffffffUL << I40IW_CQPSQ_CEQ_FIRSTPMPBLIDX_SHIFT) | |
886 | ||
887 | /* Create/Destroy AEQ */ | |
888 | #define I40IW_CQPSQ_AEQ_AEQECNT_SHIFT 0 | |
889 | #define I40IW_CQPSQ_AEQ_AEQECNT_MASK \ | |
890 | (0x7ffffUL << I40IW_CQPSQ_AEQ_AEQECNT_SHIFT) | |
891 | ||
892 | #define I40IW_CQPSQ_AEQ_LPBLSIZE_SHIFT I40IW_CQPSQ_CQ_LPBLSIZE_SHIFT | |
893 | #define I40IW_CQPSQ_AEQ_LPBLSIZE_MASK I40IW_CQPSQ_CQ_LPBLSIZE_MASK | |
894 | ||
895 | #define I40IW_CQPSQ_AEQ_VMAP_SHIFT 47 | |
896 | #define I40IW_CQPSQ_AEQ_VMAP_MASK (1ULL << I40IW_CQPSQ_AEQ_VMAP_SHIFT) | |
897 | ||
898 | #define I40IW_CQPSQ_AEQ_FIRSTPMPBLIDX_SHIFT 0 | |
899 | #define I40IW_CQPSQ_AEQ_FIRSTPMPBLIDX_MASK \ | |
900 | (0xfffffffUL << I40IW_CQPSQ_AEQ_FIRSTPMPBLIDX_SHIFT) | |
901 | ||
902 | /* Commit FPM Values - CFPM */ | |
903 | #define I40IW_CQPSQ_CFPM_HMCFNID_SHIFT 0 | |
904 | #define I40IW_CQPSQ_CFPM_HMCFNID_MASK (0x3fUL << I40IW_CQPSQ_CFPM_HMCFNID_SHIFT) | |
905 | ||
906 | /* Flush WQEs - FWQE */ | |
907 | #define I40IW_CQPSQ_FWQE_AECODE_SHIFT 0 | |
908 | #define I40IW_CQPSQ_FWQE_AECODE_MASK (0xffffUL << I40IW_CQPSQ_FWQE_AECODE_SHIFT) | |
909 | ||
910 | #define I40IW_CQPSQ_FWQE_AESOURCE_SHIFT 16 | |
911 | #define I40IW_CQPSQ_FWQE_AESOURCE_MASK \ | |
912 | (0xfUL << I40IW_CQPSQ_FWQE_AESOURCE_SHIFT) | |
913 | ||
914 | #define I40IW_CQPSQ_FWQE_RQMNERR_SHIFT 0 | |
915 | #define I40IW_CQPSQ_FWQE_RQMNERR_MASK \ | |
916 | (0xffffUL << I40IW_CQPSQ_FWQE_RQMNERR_SHIFT) | |
917 | ||
918 | #define I40IW_CQPSQ_FWQE_RQMJERR_SHIFT 16 | |
919 | #define I40IW_CQPSQ_FWQE_RQMJERR_MASK \ | |
920 | (0xffffUL << I40IW_CQPSQ_FWQE_RQMJERR_SHIFT) | |
921 | ||
922 | #define I40IW_CQPSQ_FWQE_SQMNERR_SHIFT 32 | |
923 | #define I40IW_CQPSQ_FWQE_SQMNERR_MASK \ | |
924 | (0xffffULL << I40IW_CQPSQ_FWQE_SQMNERR_SHIFT) | |
925 | ||
926 | #define I40IW_CQPSQ_FWQE_SQMJERR_SHIFT 48 | |
927 | #define I40IW_CQPSQ_FWQE_SQMJERR_MASK \ | |
928 | (0xffffULL << I40IW_CQPSQ_FWQE_SQMJERR_SHIFT) | |
929 | ||
930 | #define I40IW_CQPSQ_FWQE_QPID_SHIFT 0 | |
931 | #define I40IW_CQPSQ_FWQE_QPID_MASK (0x3ffffULL << I40IW_CQPSQ_FWQE_QPID_SHIFT) | |
932 | ||
933 | #define I40IW_CQPSQ_FWQE_GENERATE_AE_SHIFT 59 | |
934 | #define I40IW_CQPSQ_FWQE_GENERATE_AE_MASK (1ULL << \ | |
935 | I40IW_CQPSQ_FWQE_GENERATE_AE_SHIFT) | |
936 | ||
937 | #define I40IW_CQPSQ_FWQE_USERFLCODE_SHIFT 60 | |
938 | #define I40IW_CQPSQ_FWQE_USERFLCODE_MASK \ | |
939 | (1ULL << I40IW_CQPSQ_FWQE_USERFLCODE_SHIFT) | |
940 | ||
941 | #define I40IW_CQPSQ_FWQE_FLUSHSQ_SHIFT 61 | |
942 | #define I40IW_CQPSQ_FWQE_FLUSHSQ_MASK (1ULL << I40IW_CQPSQ_FWQE_FLUSHSQ_SHIFT) | |
943 | ||
944 | #define I40IW_CQPSQ_FWQE_FLUSHRQ_SHIFT 62 | |
945 | #define I40IW_CQPSQ_FWQE_FLUSHRQ_MASK (1ULL << I40IW_CQPSQ_FWQE_FLUSHRQ_SHIFT) | |
946 | ||
947 | /* Manage Accelerated Port Table - MAPT */ | |
948 | #define I40IW_CQPSQ_MAPT_PORT_SHIFT 0 | |
949 | #define I40IW_CQPSQ_MAPT_PORT_MASK (0xffffUL << I40IW_CQPSQ_MAPT_PORT_SHIFT) | |
950 | ||
951 | #define I40IW_CQPSQ_MAPT_ADDPORT_SHIFT 62 | |
952 | #define I40IW_CQPSQ_MAPT_ADDPORT_MASK (1ULL << I40IW_CQPSQ_MAPT_ADDPORT_SHIFT) | |
953 | ||
954 | /* Update Protocol Engine SDs */ | |
955 | #define I40IW_CQPSQ_UPESD_SDCMD_SHIFT 0 | |
956 | #define I40IW_CQPSQ_UPESD_SDCMD_MASK (0xffffffffUL << I40IW_CQPSQ_UPESD_SDCMD_SHIFT) | |
957 | ||
958 | #define I40IW_CQPSQ_UPESD_SDDATALOW_SHIFT 0 | |
959 | #define I40IW_CQPSQ_UPESD_SDDATALOW_MASK \ | |
960 | (0xffffffffUL << I40IW_CQPSQ_UPESD_SDDATALOW_SHIFT) | |
961 | ||
962 | #define I40IW_CQPSQ_UPESD_SDDATAHI_SHIFT 32 | |
963 | #define I40IW_CQPSQ_UPESD_SDDATAHI_MASK \ | |
964 | (0xffffffffULL << I40IW_CQPSQ_UPESD_SDDATAHI_SHIFT) | |
965 | #define I40IW_CQPSQ_UPESD_HMCFNID_SHIFT 0 | |
966 | #define I40IW_CQPSQ_UPESD_HMCFNID_MASK \ | |
967 | (0x3fUL << I40IW_CQPSQ_UPESD_HMCFNID_SHIFT) | |
968 | ||
969 | #define I40IW_CQPSQ_UPESD_ENTRY_VALID_SHIFT 63 | |
970 | #define I40IW_CQPSQ_UPESD_ENTRY_VALID_MASK \ | |
971 | ((u64)1 << I40IW_CQPSQ_UPESD_ENTRY_VALID_SHIFT) | |
972 | ||
973 | #define I40IW_CQPSQ_UPESD_ENTRY_COUNT_SHIFT 0 | |
974 | #define I40IW_CQPSQ_UPESD_ENTRY_COUNT_MASK \ | |
975 | (0xfUL << I40IW_CQPSQ_UPESD_ENTRY_COUNT_SHIFT) | |
976 | ||
977 | #define I40IW_CQPSQ_UPESD_SKIP_ENTRY_SHIFT 7 | |
978 | #define I40IW_CQPSQ_UPESD_SKIP_ENTRY_MASK \ | |
979 | (0x1UL << I40IW_CQPSQ_UPESD_SKIP_ENTRY_SHIFT) | |
980 | ||
981 | /* Suspend QP */ | |
982 | #define I40IW_CQPSQ_SUSPENDQP_QPID_SHIFT 0 | |
983 | #define I40IW_CQPSQ_SUSPENDQP_QPID_MASK (0x3FFFFUL) | |
984 | /* I40IWCQ_QPID_MASK */ | |
985 | ||
986 | /* Resume QP */ | |
987 | #define I40IW_CQPSQ_RESUMEQP_QSHANDLE_SHIFT 0 | |
988 | #define I40IW_CQPSQ_RESUMEQP_QSHANDLE_MASK \ | |
989 | (0xffffffffUL << I40IW_CQPSQ_RESUMEQP_QSHANDLE_SHIFT) | |
990 | ||
991 | #define I40IW_CQPSQ_RESUMEQP_QPID_SHIFT 0 | |
992 | #define I40IW_CQPSQ_RESUMEQP_QPID_MASK (0x3FFFFUL) | |
993 | /* I40IWCQ_QPID_MASK */ | |
994 | ||
995 | /* IW QP Context */ | |
996 | #define I40IWQPC_DDP_VER_SHIFT 0 | |
997 | #define I40IWQPC_DDP_VER_MASK (3UL << I40IWQPC_DDP_VER_SHIFT) | |
998 | ||
999 | #define I40IWQPC_SNAP_SHIFT 2 | |
1000 | #define I40IWQPC_SNAP_MASK (1UL << I40IWQPC_SNAP_SHIFT) | |
1001 | ||
1002 | #define I40IWQPC_IPV4_SHIFT 3 | |
1003 | #define I40IWQPC_IPV4_MASK (1UL << I40IWQPC_IPV4_SHIFT) | |
1004 | ||
1005 | #define I40IWQPC_NONAGLE_SHIFT 4 | |
1006 | #define I40IWQPC_NONAGLE_MASK (1UL << I40IWQPC_NONAGLE_SHIFT) | |
1007 | ||
1008 | #define I40IWQPC_INSERTVLANTAG_SHIFT 5 | |
1009 | #define I40IWQPC_INSERTVLANTAG_MASK (1 << I40IWQPC_INSERTVLANTAG_SHIFT) | |
1010 | ||
1011 | #define I40IWQPC_USESRQ_SHIFT 6 | |
1012 | #define I40IWQPC_USESRQ_MASK (1UL << I40IWQPC_USESRQ_SHIFT) | |
1013 | ||
1014 | #define I40IWQPC_TIMESTAMP_SHIFT 7 | |
1015 | #define I40IWQPC_TIMESTAMP_MASK (1UL << I40IWQPC_TIMESTAMP_SHIFT) | |
1016 | ||
1017 | #define I40IWQPC_RQWQESIZE_SHIFT 8 | |
1018 | #define I40IWQPC_RQWQESIZE_MASK (3UL << I40IWQPC_RQWQESIZE_SHIFT) | |
1019 | ||
1020 | #define I40IWQPC_INSERTL2TAG2_SHIFT 11 | |
1021 | #define I40IWQPC_INSERTL2TAG2_MASK (1UL << I40IWQPC_INSERTL2TAG2_SHIFT) | |
1022 | ||
1023 | #define I40IWQPC_LIMIT_SHIFT 12 | |
1024 | #define I40IWQPC_LIMIT_MASK (3UL << I40IWQPC_LIMIT_SHIFT) | |
1025 | ||
1026 | #define I40IWQPC_DROPOOOSEG_SHIFT 15 | |
1027 | #define I40IWQPC_DROPOOOSEG_MASK (1UL << I40IWQPC_DROPOOOSEG_SHIFT) | |
1028 | ||
1029 | #define I40IWQPC_DUPACK_THRESH_SHIFT 16 | |
1030 | #define I40IWQPC_DUPACK_THRESH_MASK (7UL << I40IWQPC_DUPACK_THRESH_SHIFT) | |
1031 | ||
1032 | #define I40IWQPC_ERR_RQ_IDX_VALID_SHIFT 19 | |
1033 | #define I40IWQPC_ERR_RQ_IDX_VALID_MASK (1UL << I40IWQPC_ERR_RQ_IDX_VALID_SHIFT) | |
1034 | ||
1035 | #define I40IWQPC_DIS_VLAN_CHECKS_SHIFT 19 | |
1036 | #define I40IWQPC_DIS_VLAN_CHECKS_MASK (7UL << I40IWQPC_DIS_VLAN_CHECKS_SHIFT) | |
1037 | ||
1038 | #define I40IWQPC_RCVTPHEN_SHIFT 28 | |
1039 | #define I40IWQPC_RCVTPHEN_MASK (1UL << I40IWQPC_RCVTPHEN_SHIFT) | |
1040 | ||
1041 | #define I40IWQPC_XMITTPHEN_SHIFT 29 | |
1042 | #define I40IWQPC_XMITTPHEN_MASK (1ULL << I40IWQPC_XMITTPHEN_SHIFT) | |
1043 | ||
1044 | #define I40IWQPC_RQTPHEN_SHIFT 30 | |
1045 | #define I40IWQPC_RQTPHEN_MASK (1UL << I40IWQPC_RQTPHEN_SHIFT) | |
1046 | ||
1047 | #define I40IWQPC_SQTPHEN_SHIFT 31 | |
1048 | #define I40IWQPC_SQTPHEN_MASK (1ULL << I40IWQPC_SQTPHEN_SHIFT) | |
1049 | ||
1050 | #define I40IWQPC_PPIDX_SHIFT 32 | |
1051 | #define I40IWQPC_PPIDX_MASK (0x3ffULL << I40IWQPC_PPIDX_SHIFT) | |
1052 | ||
1053 | #define I40IWQPC_PMENA_SHIFT 47 | |
1054 | #define I40IWQPC_PMENA_MASK (1ULL << I40IWQPC_PMENA_SHIFT) | |
1055 | ||
1056 | #define I40IWQPC_RDMAP_VER_SHIFT 62 | |
1057 | #define I40IWQPC_RDMAP_VER_MASK (3ULL << I40IWQPC_RDMAP_VER_SHIFT) | |
1058 | ||
1059 | #define I40IWQPC_SQADDR_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1060 | #define I40IWQPC_SQADDR_MASK I40IW_CQPHC_QPCTX_MASK | |
1061 | ||
1062 | #define I40IWQPC_RQADDR_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1063 | #define I40IWQPC_RQADDR_MASK I40IW_CQPHC_QPCTX_MASK | |
1064 | ||
1065 | #define I40IWQPC_TTL_SHIFT 0 | |
1066 | #define I40IWQPC_TTL_MASK (0xffUL << I40IWQPC_TTL_SHIFT) | |
1067 | ||
1068 | #define I40IWQPC_RQSIZE_SHIFT 8 | |
1069 | #define I40IWQPC_RQSIZE_MASK (0xfUL << I40IWQPC_RQSIZE_SHIFT) | |
1070 | ||
1071 | #define I40IWQPC_SQSIZE_SHIFT 12 | |
1072 | #define I40IWQPC_SQSIZE_MASK (0xfUL << I40IWQPC_SQSIZE_SHIFT) | |
1073 | ||
1074 | #define I40IWQPC_SRCMACADDRIDX_SHIFT 16 | |
1075 | #define I40IWQPC_SRCMACADDRIDX_MASK (0x3fUL << I40IWQPC_SRCMACADDRIDX_SHIFT) | |
1076 | ||
1077 | #define I40IWQPC_AVOIDSTRETCHACK_SHIFT 23 | |
1078 | #define I40IWQPC_AVOIDSTRETCHACK_MASK (1UL << I40IWQPC_AVOIDSTRETCHACK_SHIFT) | |
1079 | ||
1080 | #define I40IWQPC_TOS_SHIFT 24 | |
1081 | #define I40IWQPC_TOS_MASK (0xffUL << I40IWQPC_TOS_SHIFT) | |
1082 | ||
1083 | #define I40IWQPC_SRCPORTNUM_SHIFT 32 | |
1084 | #define I40IWQPC_SRCPORTNUM_MASK (0xffffULL << I40IWQPC_SRCPORTNUM_SHIFT) | |
1085 | ||
1086 | #define I40IWQPC_DESTPORTNUM_SHIFT 48 | |
1087 | #define I40IWQPC_DESTPORTNUM_MASK (0xffffULL << I40IWQPC_DESTPORTNUM_SHIFT) | |
1088 | ||
1089 | #define I40IWQPC_DESTIPADDR0_SHIFT 32 | |
1090 | #define I40IWQPC_DESTIPADDR0_MASK \ | |
1091 | (0xffffffffULL << I40IWQPC_DESTIPADDR0_SHIFT) | |
1092 | ||
1093 | #define I40IWQPC_DESTIPADDR1_SHIFT 0 | |
1094 | #define I40IWQPC_DESTIPADDR1_MASK \ | |
1095 | (0xffffffffULL << I40IWQPC_DESTIPADDR1_SHIFT) | |
1096 | ||
1097 | #define I40IWQPC_DESTIPADDR2_SHIFT 32 | |
1098 | #define I40IWQPC_DESTIPADDR2_MASK \ | |
1099 | (0xffffffffULL << I40IWQPC_DESTIPADDR2_SHIFT) | |
1100 | ||
1101 | #define I40IWQPC_DESTIPADDR3_SHIFT 0 | |
1102 | #define I40IWQPC_DESTIPADDR3_MASK \ | |
1103 | (0xffffffffULL << I40IWQPC_DESTIPADDR3_SHIFT) | |
1104 | ||
1105 | #define I40IWQPC_SNDMSS_SHIFT 16 | |
1106 | #define I40IWQPC_SNDMSS_MASK (0x3fffUL << I40IWQPC_SNDMSS_SHIFT) | |
1107 | ||
1108 | #define I40IWQPC_VLANTAG_SHIFT 32 | |
1109 | #define I40IWQPC_VLANTAG_MASK (0xffffULL << I40IWQPC_VLANTAG_SHIFT) | |
1110 | ||
1111 | #define I40IWQPC_ARPIDX_SHIFT 48 | |
1112 | #define I40IWQPC_ARPIDX_MASK (0xfffULL << I40IWQPC_ARPIDX_SHIFT) | |
1113 | ||
1114 | #define I40IWQPC_FLOWLABEL_SHIFT 0 | |
1115 | #define I40IWQPC_FLOWLABEL_MASK (0xfffffUL << I40IWQPC_FLOWLABEL_SHIFT) | |
1116 | ||
1117 | #define I40IWQPC_WSCALE_SHIFT 20 | |
1118 | #define I40IWQPC_WSCALE_MASK (1UL << I40IWQPC_WSCALE_SHIFT) | |
1119 | ||
1120 | #define I40IWQPC_KEEPALIVE_SHIFT 21 | |
1121 | #define I40IWQPC_KEEPALIVE_MASK (1UL << I40IWQPC_KEEPALIVE_SHIFT) | |
1122 | ||
1123 | #define I40IWQPC_IGNORE_TCP_OPT_SHIFT 22 | |
1124 | #define I40IWQPC_IGNORE_TCP_OPT_MASK (1UL << I40IWQPC_IGNORE_TCP_OPT_SHIFT) | |
1125 | ||
1126 | #define I40IWQPC_IGNORE_TCP_UNS_OPT_SHIFT 23 | |
1127 | #define I40IWQPC_IGNORE_TCP_UNS_OPT_MASK \ | |
1128 | (1UL << I40IWQPC_IGNORE_TCP_UNS_OPT_SHIFT) | |
1129 | ||
1130 | #define I40IWQPC_TCPSTATE_SHIFT 28 | |
1131 | #define I40IWQPC_TCPSTATE_MASK (0xfUL << I40IWQPC_TCPSTATE_SHIFT) | |
1132 | ||
1133 | #define I40IWQPC_RCVSCALE_SHIFT 32 | |
1134 | #define I40IWQPC_RCVSCALE_MASK (0xfULL << I40IWQPC_RCVSCALE_SHIFT) | |
1135 | ||
1136 | #define I40IWQPC_SNDSCALE_SHIFT 40 | |
1137 | #define I40IWQPC_SNDSCALE_MASK (0xfULL << I40IWQPC_SNDSCALE_SHIFT) | |
1138 | ||
1139 | #define I40IWQPC_PDIDX_SHIFT 48 | |
1140 | #define I40IWQPC_PDIDX_MASK (0x7fffULL << I40IWQPC_PDIDX_SHIFT) | |
1141 | ||
1142 | #define I40IWQPC_KALIVE_TIMER_MAX_PROBES_SHIFT 16 | |
1143 | #define I40IWQPC_KALIVE_TIMER_MAX_PROBES_MASK \ | |
1144 | (0xffUL << I40IWQPC_KALIVE_TIMER_MAX_PROBES_SHIFT) | |
1145 | ||
1146 | #define I40IWQPC_KEEPALIVE_INTERVAL_SHIFT 24 | |
1147 | #define I40IWQPC_KEEPALIVE_INTERVAL_MASK \ | |
1148 | (0xffUL << I40IWQPC_KEEPALIVE_INTERVAL_SHIFT) | |
1149 | ||
1150 | #define I40IWQPC_TIMESTAMP_RECENT_SHIFT 0 | |
1151 | #define I40IWQPC_TIMESTAMP_RECENT_MASK \ | |
1152 | (0xffffffffUL << I40IWQPC_TIMESTAMP_RECENT_SHIFT) | |
1153 | ||
1154 | #define I40IWQPC_TIMESTAMP_AGE_SHIFT 32 | |
1155 | #define I40IWQPC_TIMESTAMP_AGE_MASK \ | |
1156 | (0xffffffffULL << I40IWQPC_TIMESTAMP_AGE_SHIFT) | |
1157 | ||
1158 | #define I40IWQPC_SNDNXT_SHIFT 0 | |
1159 | #define I40IWQPC_SNDNXT_MASK (0xffffffffUL << I40IWQPC_SNDNXT_SHIFT) | |
1160 | ||
1161 | #define I40IWQPC_SNDWND_SHIFT 32 | |
1162 | #define I40IWQPC_SNDWND_MASK (0xffffffffULL << I40IWQPC_SNDWND_SHIFT) | |
1163 | ||
1164 | #define I40IWQPC_RCVNXT_SHIFT 0 | |
1165 | #define I40IWQPC_RCVNXT_MASK (0xffffffffUL << I40IWQPC_RCVNXT_SHIFT) | |
1166 | ||
1167 | #define I40IWQPC_RCVWND_SHIFT 32 | |
1168 | #define I40IWQPC_RCVWND_MASK (0xffffffffULL << I40IWQPC_RCVWND_SHIFT) | |
1169 | ||
1170 | #define I40IWQPC_SNDMAX_SHIFT 0 | |
1171 | #define I40IWQPC_SNDMAX_MASK (0xffffffffUL << I40IWQPC_SNDMAX_SHIFT) | |
1172 | ||
1173 | #define I40IWQPC_SNDUNA_SHIFT 32 | |
1174 | #define I40IWQPC_SNDUNA_MASK (0xffffffffULL << I40IWQPC_SNDUNA_SHIFT) | |
1175 | ||
1176 | #define I40IWQPC_SRTT_SHIFT 0 | |
1177 | #define I40IWQPC_SRTT_MASK (0xffffffffUL << I40IWQPC_SRTT_SHIFT) | |
1178 | ||
1179 | #define I40IWQPC_RTTVAR_SHIFT 32 | |
1180 | #define I40IWQPC_RTTVAR_MASK (0xffffffffULL << I40IWQPC_RTTVAR_SHIFT) | |
1181 | ||
1182 | #define I40IWQPC_SSTHRESH_SHIFT 0 | |
1183 | #define I40IWQPC_SSTHRESH_MASK (0xffffffffUL << I40IWQPC_SSTHRESH_SHIFT) | |
1184 | ||
1185 | #define I40IWQPC_CWND_SHIFT 32 | |
1186 | #define I40IWQPC_CWND_MASK (0xffffffffULL << I40IWQPC_CWND_SHIFT) | |
1187 | ||
1188 | #define I40IWQPC_SNDWL1_SHIFT 0 | |
1189 | #define I40IWQPC_SNDWL1_MASK (0xffffffffUL << I40IWQPC_SNDWL1_SHIFT) | |
1190 | ||
1191 | #define I40IWQPC_SNDWL2_SHIFT 32 | |
1192 | #define I40IWQPC_SNDWL2_MASK (0xffffffffULL << I40IWQPC_SNDWL2_SHIFT) | |
1193 | ||
1194 | #define I40IWQPC_ERR_RQ_IDX_SHIFT 32 | |
1195 | #define I40IWQPC_ERR_RQ_IDX_MASK (0x3fffULL << I40IWQPC_ERR_RQ_IDX_SHIFT) | |
1196 | ||
1197 | #define I40IWQPC_MAXSNDWND_SHIFT 0 | |
1198 | #define I40IWQPC_MAXSNDWND_MASK (0xffffffffUL << I40IWQPC_MAXSNDWND_SHIFT) | |
1199 | ||
1200 | #define I40IWQPC_REXMIT_THRESH_SHIFT 48 | |
1201 | #define I40IWQPC_REXMIT_THRESH_MASK (0x3fULL << I40IWQPC_REXMIT_THRESH_SHIFT) | |
1202 | ||
1203 | #define I40IWQPC_TXCQNUM_SHIFT 0 | |
1204 | #define I40IWQPC_TXCQNUM_MASK (0x1ffffUL << I40IWQPC_TXCQNUM_SHIFT) | |
1205 | ||
1206 | #define I40IWQPC_RXCQNUM_SHIFT 32 | |
1207 | #define I40IWQPC_RXCQNUM_MASK (0x1ffffULL << I40IWQPC_RXCQNUM_SHIFT) | |
1208 | ||
d6f7bbcc HO |
1209 | #define I40IWQPC_STAT_INDEX_SHIFT 0 |
1210 | #define I40IWQPC_STAT_INDEX_MASK (0x1fULL << I40IWQPC_STAT_INDEX_SHIFT) | |
1211 | ||
1212 | #define I40IWQPC_Q2ADDR_SHIFT 0 | |
1213 | #define I40IWQPC_Q2ADDR_MASK (0xffffffffffffff00ULL << I40IWQPC_Q2ADDR_SHIFT) | |
89517b55 FL |
1214 | |
1215 | #define I40IWQPC_LASTBYTESENT_SHIFT 0 | |
1216 | #define I40IWQPC_LASTBYTESENT_MASK (0xffUL << I40IWQPC_LASTBYTESENT_SHIFT) | |
1217 | ||
1218 | #define I40IWQPC_SRQID_SHIFT 32 | |
1219 | #define I40IWQPC_SRQID_MASK (0xffULL << I40IWQPC_SRQID_SHIFT) | |
1220 | ||
1221 | #define I40IWQPC_ORDSIZE_SHIFT 0 | |
1222 | #define I40IWQPC_ORDSIZE_MASK (0x7fUL << I40IWQPC_ORDSIZE_SHIFT) | |
1223 | ||
1224 | #define I40IWQPC_IRDSIZE_SHIFT 16 | |
1225 | #define I40IWQPC_IRDSIZE_MASK (0x3UL << I40IWQPC_IRDSIZE_SHIFT) | |
1226 | ||
1227 | #define I40IWQPC_WRRDRSPOK_SHIFT 20 | |
1228 | #define I40IWQPC_WRRDRSPOK_MASK (1UL << I40IWQPC_WRRDRSPOK_SHIFT) | |
1229 | ||
1230 | #define I40IWQPC_RDOK_SHIFT 21 | |
1231 | #define I40IWQPC_RDOK_MASK (1UL << I40IWQPC_RDOK_SHIFT) | |
1232 | ||
1233 | #define I40IWQPC_SNDMARKERS_SHIFT 22 | |
1234 | #define I40IWQPC_SNDMARKERS_MASK (1UL << I40IWQPC_SNDMARKERS_SHIFT) | |
1235 | ||
1236 | #define I40IWQPC_BINDEN_SHIFT 23 | |
1237 | #define I40IWQPC_BINDEN_MASK (1UL << I40IWQPC_BINDEN_SHIFT) | |
1238 | ||
1239 | #define I40IWQPC_FASTREGEN_SHIFT 24 | |
1240 | #define I40IWQPC_FASTREGEN_MASK (1UL << I40IWQPC_FASTREGEN_SHIFT) | |
1241 | ||
1242 | #define I40IWQPC_PRIVEN_SHIFT 25 | |
1243 | #define I40IWQPC_PRIVEN_MASK (1UL << I40IWQPC_PRIVEN_SHIFT) | |
1244 | ||
d6f7bbcc HO |
1245 | #define I40IWQPC_USESTATSINSTANCE_SHIFT 26 |
1246 | #define I40IWQPC_USESTATSINSTANCE_MASK (1UL << I40IWQPC_USESTATSINSTANCE_SHIFT) | |
89517b55 FL |
1247 | |
1248 | #define I40IWQPC_IWARPMODE_SHIFT 28 | |
1249 | #define I40IWQPC_IWARPMODE_MASK (1UL << I40IWQPC_IWARPMODE_SHIFT) | |
1250 | ||
1251 | #define I40IWQPC_RCVMARKERS_SHIFT 29 | |
1252 | #define I40IWQPC_RCVMARKERS_MASK (1UL << I40IWQPC_RCVMARKERS_SHIFT) | |
1253 | ||
1254 | #define I40IWQPC_ALIGNHDRS_SHIFT 30 | |
1255 | #define I40IWQPC_ALIGNHDRS_MASK (1UL << I40IWQPC_ALIGNHDRS_SHIFT) | |
1256 | ||
1257 | #define I40IWQPC_RCVNOMPACRC_SHIFT 31 | |
1258 | #define I40IWQPC_RCVNOMPACRC_MASK (1UL << I40IWQPC_RCVNOMPACRC_SHIFT) | |
1259 | ||
1260 | #define I40IWQPC_RCVMARKOFFSET_SHIFT 33 | |
1261 | #define I40IWQPC_RCVMARKOFFSET_MASK (0x1ffULL << I40IWQPC_RCVMARKOFFSET_SHIFT) | |
1262 | ||
1263 | #define I40IWQPC_SNDMARKOFFSET_SHIFT 48 | |
1264 | #define I40IWQPC_SNDMARKOFFSET_MASK (0x1ffULL << I40IWQPC_SNDMARKOFFSET_SHIFT) | |
1265 | ||
1266 | #define I40IWQPC_QPCOMPCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1267 | #define I40IWQPC_QPCOMPCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
1268 | ||
1269 | #define I40IWQPC_SQTPHVAL_SHIFT 0 | |
1270 | #define I40IWQPC_SQTPHVAL_MASK (0xffUL << I40IWQPC_SQTPHVAL_SHIFT) | |
1271 | ||
1272 | #define I40IWQPC_RQTPHVAL_SHIFT 8 | |
1273 | #define I40IWQPC_RQTPHVAL_MASK (0xffUL << I40IWQPC_RQTPHVAL_SHIFT) | |
1274 | ||
1275 | #define I40IWQPC_QSHANDLE_SHIFT 16 | |
1276 | #define I40IWQPC_QSHANDLE_MASK (0x3ffUL << I40IWQPC_QSHANDLE_SHIFT) | |
1277 | ||
1278 | #define I40IWQPC_EXCEPTION_LAN_QUEUE_SHIFT 32 | |
1279 | #define I40IWQPC_EXCEPTION_LAN_QUEUE_MASK (0xfffULL << \ | |
1280 | I40IWQPC_EXCEPTION_LAN_QUEUE_SHIFT) | |
1281 | ||
1282 | #define I40IWQPC_LOCAL_IPADDR3_SHIFT 0 | |
1283 | #define I40IWQPC_LOCAL_IPADDR3_MASK \ | |
1284 | (0xffffffffUL << I40IWQPC_LOCAL_IPADDR3_SHIFT) | |
1285 | ||
1286 | #define I40IWQPC_LOCAL_IPADDR2_SHIFT 32 | |
1287 | #define I40IWQPC_LOCAL_IPADDR2_MASK \ | |
1288 | (0xffffffffULL << I40IWQPC_LOCAL_IPADDR2_SHIFT) | |
1289 | ||
1290 | #define I40IWQPC_LOCAL_IPADDR1_SHIFT 0 | |
1291 | #define I40IWQPC_LOCAL_IPADDR1_MASK \ | |
1292 | (0xffffffffUL << I40IWQPC_LOCAL_IPADDR1_SHIFT) | |
1293 | ||
1294 | #define I40IWQPC_LOCAL_IPADDR0_SHIFT 32 | |
1295 | #define I40IWQPC_LOCAL_IPADDR0_MASK \ | |
1296 | (0xffffffffULL << I40IWQPC_LOCAL_IPADDR0_SHIFT) | |
1297 | ||
1298 | /* wqe size considering 32 bytes per wqe*/ | |
1299 | #define I40IWQP_SW_MIN_WQSIZE 4 /* 128 bytes */ | |
23ef48ad | 1300 | #define I40IWQP_SW_MAX_WQSIZE 2048 /* 2048 bytes */ |
89517b55 FL |
1301 | |
1302 | #define I40IWQP_OP_RDMA_WRITE 0 | |
1303 | #define I40IWQP_OP_RDMA_READ 1 | |
1304 | #define I40IWQP_OP_RDMA_SEND 3 | |
1305 | #define I40IWQP_OP_RDMA_SEND_INV 4 | |
1306 | #define I40IWQP_OP_RDMA_SEND_SOL_EVENT 5 | |
1307 | #define I40IWQP_OP_RDMA_SEND_SOL_EVENT_INV 6 | |
1308 | #define I40IWQP_OP_BIND_MW 8 | |
1309 | #define I40IWQP_OP_FAST_REGISTER 9 | |
1310 | #define I40IWQP_OP_LOCAL_INVALIDATE 10 | |
1311 | #define I40IWQP_OP_RDMA_READ_LOC_INV 11 | |
1312 | #define I40IWQP_OP_NOP 12 | |
1313 | ||
1314 | #define I40IW_RSVD_SHIFT 41 | |
1315 | #define I40IW_RSVD_MASK (0x7fffULL << I40IW_RSVD_SHIFT) | |
1316 | ||
1317 | /* iwarp QP SQ WQE common fields */ | |
1318 | #define I40IWQPSQ_OPCODE_SHIFT 32 | |
1319 | #define I40IWQPSQ_OPCODE_MASK (0x3fULL << I40IWQPSQ_OPCODE_SHIFT) | |
1320 | ||
1321 | #define I40IWQPSQ_ADDFRAGCNT_SHIFT 38 | |
1322 | #define I40IWQPSQ_ADDFRAGCNT_MASK (0x7ULL << I40IWQPSQ_ADDFRAGCNT_SHIFT) | |
1323 | ||
1324 | #define I40IWQPSQ_PUSHWQE_SHIFT 56 | |
1325 | #define I40IWQPSQ_PUSHWQE_MASK (1ULL << I40IWQPSQ_PUSHWQE_SHIFT) | |
1326 | ||
1327 | #define I40IWQPSQ_STREAMMODE_SHIFT 58 | |
1328 | #define I40IWQPSQ_STREAMMODE_MASK (1ULL << I40IWQPSQ_STREAMMODE_SHIFT) | |
1329 | ||
1330 | #define I40IWQPSQ_WAITFORRCVPDU_SHIFT 59 | |
1331 | #define I40IWQPSQ_WAITFORRCVPDU_MASK (1ULL << I40IWQPSQ_WAITFORRCVPDU_SHIFT) | |
1332 | ||
1333 | #define I40IWQPSQ_READFENCE_SHIFT 60 | |
1334 | #define I40IWQPSQ_READFENCE_MASK (1ULL << I40IWQPSQ_READFENCE_SHIFT) | |
1335 | ||
1336 | #define I40IWQPSQ_LOCALFENCE_SHIFT 61 | |
1337 | #define I40IWQPSQ_LOCALFENCE_MASK (1ULL << I40IWQPSQ_LOCALFENCE_SHIFT) | |
1338 | ||
1339 | #define I40IWQPSQ_SIGCOMPL_SHIFT 62 | |
1340 | #define I40IWQPSQ_SIGCOMPL_MASK (1ULL << I40IWQPSQ_SIGCOMPL_SHIFT) | |
1341 | ||
1342 | #define I40IWQPSQ_VALID_SHIFT 63 | |
1343 | #define I40IWQPSQ_VALID_MASK (1ULL << I40IWQPSQ_VALID_SHIFT) | |
1344 | ||
1345 | #define I40IWQPSQ_FRAG_TO_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1346 | #define I40IWQPSQ_FRAG_TO_MASK I40IW_CQPHC_QPCTX_MASK | |
1347 | ||
1348 | #define I40IWQPSQ_FRAG_LEN_SHIFT 0 | |
1349 | #define I40IWQPSQ_FRAG_LEN_MASK (0xffffffffUL << I40IWQPSQ_FRAG_LEN_SHIFT) | |
1350 | ||
1351 | #define I40IWQPSQ_FRAG_STAG_SHIFT 32 | |
1352 | #define I40IWQPSQ_FRAG_STAG_MASK (0xffffffffULL << I40IWQPSQ_FRAG_STAG_SHIFT) | |
1353 | ||
1354 | #define I40IWQPSQ_REMSTAGINV_SHIFT 0 | |
1355 | #define I40IWQPSQ_REMSTAGINV_MASK (0xffffffffUL << I40IWQPSQ_REMSTAGINV_SHIFT) | |
1356 | ||
1357 | #define I40IWQPSQ_INLINEDATAFLAG_SHIFT 57 | |
1358 | #define I40IWQPSQ_INLINEDATAFLAG_MASK (1ULL << I40IWQPSQ_INLINEDATAFLAG_SHIFT) | |
1359 | ||
1360 | #define I40IWQPSQ_INLINEDATALEN_SHIFT 48 | |
1361 | #define I40IWQPSQ_INLINEDATALEN_MASK \ | |
1362 | (0x7fULL << I40IWQPSQ_INLINEDATALEN_SHIFT) | |
1363 | ||
1364 | /* iwarp send with push mode */ | |
1365 | #define I40IWQPSQ_WQDESCIDX_SHIFT 0 | |
1366 | #define I40IWQPSQ_WQDESCIDX_MASK (0x3fffUL << I40IWQPSQ_WQDESCIDX_SHIFT) | |
1367 | ||
1368 | /* rdma write */ | |
1369 | #define I40IWQPSQ_REMSTAG_SHIFT 0 | |
1370 | #define I40IWQPSQ_REMSTAG_MASK (0xffffffffUL << I40IWQPSQ_REMSTAG_SHIFT) | |
1371 | ||
1372 | #define I40IWQPSQ_REMTO_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1373 | #define I40IWQPSQ_REMTO_MASK I40IW_CQPHC_QPCTX_MASK | |
1374 | ||
1375 | /* memory window */ | |
1376 | #define I40IWQPSQ_STAGRIGHTS_SHIFT 48 | |
1377 | #define I40IWQPSQ_STAGRIGHTS_MASK (0x1fULL << I40IWQPSQ_STAGRIGHTS_SHIFT) | |
1378 | ||
1379 | #define I40IWQPSQ_VABASEDTO_SHIFT 53 | |
1380 | #define I40IWQPSQ_VABASEDTO_MASK (1ULL << I40IWQPSQ_VABASEDTO_SHIFT) | |
1381 | ||
1382 | #define I40IWQPSQ_MWLEN_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1383 | #define I40IWQPSQ_MWLEN_MASK I40IW_CQPHC_QPCTX_MASK | |
1384 | ||
1385 | #define I40IWQPSQ_PARENTMRSTAG_SHIFT 0 | |
1386 | #define I40IWQPSQ_PARENTMRSTAG_MASK \ | |
1387 | (0xffffffffUL << I40IWQPSQ_PARENTMRSTAG_SHIFT) | |
1388 | ||
1389 | #define I40IWQPSQ_MWSTAG_SHIFT 32 | |
1390 | #define I40IWQPSQ_MWSTAG_MASK (0xffffffffULL << I40IWQPSQ_MWSTAG_SHIFT) | |
1391 | ||
1392 | #define I40IWQPSQ_BASEVA_TO_FBO_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1393 | #define I40IWQPSQ_BASEVA_TO_FBO_MASK I40IW_CQPHC_QPCTX_MASK | |
1394 | ||
1395 | /* Local Invalidate */ | |
1396 | #define I40IWQPSQ_LOCSTAG_SHIFT 32 | |
1397 | #define I40IWQPSQ_LOCSTAG_MASK (0xffffffffULL << I40IWQPSQ_LOCSTAG_SHIFT) | |
1398 | ||
1399 | /* Fast Register */ | |
1400 | #define I40IWQPSQ_STAGKEY_SHIFT 0 | |
1401 | #define I40IWQPSQ_STAGKEY_MASK (0xffUL << I40IWQPSQ_STAGKEY_SHIFT) | |
1402 | ||
1403 | #define I40IWQPSQ_STAGINDEX_SHIFT 8 | |
1404 | #define I40IWQPSQ_STAGINDEX_MASK (0xffffffUL << I40IWQPSQ_STAGINDEX_SHIFT) | |
1405 | ||
1406 | #define I40IWQPSQ_COPYHOSTPBLS_SHIFT 43 | |
1407 | #define I40IWQPSQ_COPYHOSTPBLS_MASK (1ULL << I40IWQPSQ_COPYHOSTPBLS_SHIFT) | |
1408 | ||
1409 | #define I40IWQPSQ_LPBLSIZE_SHIFT 44 | |
1410 | #define I40IWQPSQ_LPBLSIZE_MASK (3ULL << I40IWQPSQ_LPBLSIZE_SHIFT) | |
1411 | ||
1412 | #define I40IWQPSQ_HPAGESIZE_SHIFT 46 | |
1413 | #define I40IWQPSQ_HPAGESIZE_MASK (3ULL << I40IWQPSQ_HPAGESIZE_SHIFT) | |
1414 | ||
1415 | #define I40IWQPSQ_STAGLEN_SHIFT 0 | |
1416 | #define I40IWQPSQ_STAGLEN_MASK (0x1ffffffffffULL << I40IWQPSQ_STAGLEN_SHIFT) | |
1417 | ||
1418 | #define I40IWQPSQ_FIRSTPMPBLIDXLO_SHIFT 48 | |
1419 | #define I40IWQPSQ_FIRSTPMPBLIDXLO_MASK \ | |
1420 | (0xffffULL << I40IWQPSQ_FIRSTPMPBLIDXLO_SHIFT) | |
1421 | ||
1422 | #define I40IWQPSQ_FIRSTPMPBLIDXHI_SHIFT 0 | |
1423 | #define I40IWQPSQ_FIRSTPMPBLIDXHI_MASK \ | |
1424 | (0xfffUL << I40IWQPSQ_FIRSTPMPBLIDXHI_SHIFT) | |
1425 | ||
1426 | #define I40IWQPSQ_PBLADDR_SHIFT 12 | |
1427 | #define I40IWQPSQ_PBLADDR_MASK (0xfffffffffffffULL << I40IWQPSQ_PBLADDR_SHIFT) | |
1428 | ||
1429 | /* iwarp QP RQ WQE common fields */ | |
1430 | #define I40IWQPRQ_ADDFRAGCNT_SHIFT I40IWQPSQ_ADDFRAGCNT_SHIFT | |
1431 | #define I40IWQPRQ_ADDFRAGCNT_MASK I40IWQPSQ_ADDFRAGCNT_MASK | |
1432 | ||
1433 | #define I40IWQPRQ_VALID_SHIFT I40IWQPSQ_VALID_SHIFT | |
1434 | #define I40IWQPRQ_VALID_MASK I40IWQPSQ_VALID_MASK | |
1435 | ||
1436 | #define I40IWQPRQ_COMPLCTX_SHIFT I40IW_CQPHC_QPCTX_SHIFT | |
1437 | #define I40IWQPRQ_COMPLCTX_MASK I40IW_CQPHC_QPCTX_MASK | |
1438 | ||
1439 | #define I40IWQPRQ_FRAG_LEN_SHIFT I40IWQPSQ_FRAG_LEN_SHIFT | |
1440 | #define I40IWQPRQ_FRAG_LEN_MASK I40IWQPSQ_FRAG_LEN_MASK | |
1441 | ||
1442 | #define I40IWQPRQ_STAG_SHIFT I40IWQPSQ_FRAG_STAG_SHIFT | |
1443 | #define I40IWQPRQ_STAG_MASK I40IWQPSQ_FRAG_STAG_MASK | |
1444 | ||
1445 | #define I40IWQPRQ_TO_SHIFT I40IWQPSQ_FRAG_TO_SHIFT | |
1446 | #define I40IWQPRQ_TO_MASK I40IWQPSQ_FRAG_TO_MASK | |
1447 | ||
1448 | /* Query FPM CQP buf */ | |
1449 | #define I40IW_QUERY_FPM_MAX_QPS_SHIFT 0 | |
1450 | #define I40IW_QUERY_FPM_MAX_QPS_MASK \ | |
1451 | (0x7ffffUL << I40IW_QUERY_FPM_MAX_QPS_SHIFT) | |
1452 | ||
1453 | #define I40IW_QUERY_FPM_MAX_CQS_SHIFT 0 | |
1454 | #define I40IW_QUERY_FPM_MAX_CQS_MASK \ | |
1455 | (0x3ffffUL << I40IW_QUERY_FPM_MAX_CQS_SHIFT) | |
1456 | ||
1457 | #define I40IW_QUERY_FPM_FIRST_PE_SD_INDEX_SHIFT 0 | |
1458 | #define I40IW_QUERY_FPM_FIRST_PE_SD_INDEX_MASK \ | |
1459 | (0x3fffUL << I40IW_QUERY_FPM_FIRST_PE_SD_INDEX_SHIFT) | |
1460 | ||
1461 | #define I40IW_QUERY_FPM_MAX_PE_SDS_SHIFT 32 | |
1462 | #define I40IW_QUERY_FPM_MAX_PE_SDS_MASK \ | |
1463 | (0x3fffULL << I40IW_QUERY_FPM_MAX_PE_SDS_SHIFT) | |
1464 | ||
1465 | #define I40IW_QUERY_FPM_MAX_QPS_SHIFT 0 | |
1466 | #define I40IW_QUERY_FPM_MAX_QPS_MASK \ | |
1467 | (0x7ffffUL << I40IW_QUERY_FPM_MAX_QPS_SHIFT) | |
1468 | ||
1469 | #define I40IW_QUERY_FPM_MAX_CQS_SHIFT 0 | |
1470 | #define I40IW_QUERY_FPM_MAX_CQS_MASK \ | |
1471 | (0x3ffffUL << I40IW_QUERY_FPM_MAX_CQS_SHIFT) | |
1472 | ||
1473 | #define I40IW_QUERY_FPM_MAX_CEQS_SHIFT 0 | |
1474 | #define I40IW_QUERY_FPM_MAX_CEQS_MASK \ | |
1475 | (0xffUL << I40IW_QUERY_FPM_MAX_CEQS_SHIFT) | |
1476 | ||
1477 | #define I40IW_QUERY_FPM_XFBLOCKSIZE_SHIFT 32 | |
1478 | #define I40IW_QUERY_FPM_XFBLOCKSIZE_MASK \ | |
1479 | (0xffffffffULL << I40IW_QUERY_FPM_XFBLOCKSIZE_SHIFT) | |
1480 | ||
1481 | #define I40IW_QUERY_FPM_Q1BLOCKSIZE_SHIFT 32 | |
1482 | #define I40IW_QUERY_FPM_Q1BLOCKSIZE_MASK \ | |
1483 | (0xffffffffULL << I40IW_QUERY_FPM_Q1BLOCKSIZE_SHIFT) | |
1484 | ||
1485 | #define I40IW_QUERY_FPM_HTMULTIPLIER_SHIFT 16 | |
1486 | #define I40IW_QUERY_FPM_HTMULTIPLIER_MASK \ | |
1487 | (0xfUL << I40IW_QUERY_FPM_HTMULTIPLIER_SHIFT) | |
1488 | ||
1489 | #define I40IW_QUERY_FPM_TIMERBUCKET_SHIFT 32 | |
1490 | #define I40IW_QUERY_FPM_TIMERBUCKET_MASK \ | |
1491 | (0xffFFULL << I40IW_QUERY_FPM_TIMERBUCKET_SHIFT) | |
1492 | ||
1493 | /* Static HMC pages allocated buf */ | |
1494 | #define I40IW_SHMC_PAGE_ALLOCATED_HMC_FN_ID_SHIFT 0 | |
1495 | #define I40IW_SHMC_PAGE_ALLOCATED_HMC_FN_ID_MASK \ | |
1496 | (0x3fUL << I40IW_SHMC_PAGE_ALLOCATED_HMC_FN_ID_SHIFT) | |
1497 | ||
1498 | #define I40IW_HW_PAGE_SIZE 4096 | |
1499 | #define I40IW_DONE_COUNT 1000 | |
1500 | #define I40IW_SLEEP_COUNT 10 | |
1501 | ||
1502 | enum { | |
1503 | I40IW_QUEUES_ALIGNMENT_MASK = (128 - 1), | |
1504 | I40IW_AEQ_ALIGNMENT_MASK = (256 - 1), | |
1505 | I40IW_Q2_ALIGNMENT_MASK = (256 - 1), | |
1506 | I40IW_CEQ_ALIGNMENT_MASK = (256 - 1), | |
1507 | I40IW_CQ0_ALIGNMENT_MASK = (256 - 1), | |
1508 | I40IW_HOST_CTX_ALIGNMENT_MASK = (4 - 1), | |
1509 | I40IW_SHADOWAREA_MASK = (128 - 1), | |
f67ace2d CTT |
1510 | I40IW_FPM_QUERY_BUF_ALIGNMENT_MASK = (4 - 1), |
1511 | I40IW_FPM_COMMIT_BUF_ALIGNMENT_MASK = (4 - 1) | |
89517b55 FL |
1512 | }; |
1513 | ||
1514 | enum i40iw_alignment { | |
1515 | I40IW_CQP_ALIGNMENT = 0x200, | |
1516 | I40IW_AEQ_ALIGNMENT = 0x100, | |
1517 | I40IW_CEQ_ALIGNMENT = 0x100, | |
1518 | I40IW_CQ0_ALIGNMENT = 0x100, | |
1519 | I40IW_SD_BUF_ALIGNMENT = 0x100 | |
1520 | }; | |
1521 | ||
9510b066 SS |
1522 | #define I40IW_WQE_SIZE_64 64 |
1523 | ||
89517b55 FL |
1524 | #define I40IW_QP_WQE_MIN_SIZE 32 |
1525 | #define I40IW_QP_WQE_MAX_SIZE 128 | |
1526 | ||
1527 | #define I40IW_CQE_QTYPE_RQ 0 | |
1528 | #define I40IW_CQE_QTYPE_SQ 1 | |
1529 | ||
1530 | #define I40IW_RING_INIT(_ring, _size) \ | |
1531 | { \ | |
1532 | (_ring).head = 0; \ | |
1533 | (_ring).tail = 0; \ | |
1534 | (_ring).size = (_size); \ | |
1535 | } | |
1536 | #define I40IW_RING_GETSIZE(_ring) ((_ring).size) | |
1537 | #define I40IW_RING_GETCURRENT_HEAD(_ring) ((_ring).head) | |
1538 | #define I40IW_RING_GETCURRENT_TAIL(_ring) ((_ring).tail) | |
1539 | ||
1540 | #define I40IW_RING_MOVE_HEAD(_ring, _retcode) \ | |
1541 | { \ | |
1542 | register u32 size; \ | |
1543 | size = (_ring).size; \ | |
1544 | if (!I40IW_RING_FULL_ERR(_ring)) { \ | |
1545 | (_ring).head = ((_ring).head + 1) % size; \ | |
1546 | (_retcode) = 0; \ | |
1547 | } else { \ | |
1548 | (_retcode) = I40IW_ERR_RING_FULL; \ | |
1549 | } \ | |
1550 | } | |
1551 | ||
1552 | #define I40IW_RING_MOVE_HEAD_BY_COUNT(_ring, _count, _retcode) \ | |
1553 | { \ | |
1554 | register u32 size; \ | |
1555 | size = (_ring).size; \ | |
1556 | if ((I40IW_RING_WORK_AVAILABLE(_ring) + (_count)) < size) { \ | |
1557 | (_ring).head = ((_ring).head + (_count)) % size; \ | |
1558 | (_retcode) = 0; \ | |
1559 | } else { \ | |
1560 | (_retcode) = I40IW_ERR_RING_FULL; \ | |
1561 | } \ | |
1562 | } | |
1563 | ||
1564 | #define I40IW_RING_MOVE_TAIL(_ring) \ | |
1565 | (_ring).tail = ((_ring).tail + 1) % (_ring).size | |
1566 | ||
c5d057d3 MI |
1567 | #define I40IW_RING_MOVE_HEAD_NOCHECK(_ring) \ |
1568 | (_ring).head = ((_ring).head + 1) % (_ring).size | |
1569 | ||
89517b55 FL |
1570 | #define I40IW_RING_MOVE_TAIL_BY_COUNT(_ring, _count) \ |
1571 | (_ring).tail = ((_ring).tail + (_count)) % (_ring).size | |
1572 | ||
1573 | #define I40IW_RING_SET_TAIL(_ring, _pos) \ | |
1574 | (_ring).tail = (_pos) % (_ring).size | |
1575 | ||
1576 | #define I40IW_RING_FULL_ERR(_ring) \ | |
1577 | ( \ | |
1578 | (I40IW_RING_WORK_AVAILABLE(_ring) == ((_ring).size - 1)) \ | |
1579 | ) | |
1580 | ||
1581 | #define I40IW_ERR_RING_FULL2(_ring) \ | |
1582 | ( \ | |
1583 | (I40IW_RING_WORK_AVAILABLE(_ring) == ((_ring).size - 2)) \ | |
1584 | ) | |
1585 | ||
1586 | #define I40IW_ERR_RING_FULL3(_ring) \ | |
1587 | ( \ | |
1588 | (I40IW_RING_WORK_AVAILABLE(_ring) == ((_ring).size - 3)) \ | |
1589 | ) | |
1590 | ||
1591 | #define I40IW_RING_MORE_WORK(_ring) \ | |
1592 | ( \ | |
1593 | (I40IW_RING_WORK_AVAILABLE(_ring) != 0) \ | |
1594 | ) | |
1595 | ||
1596 | #define I40IW_RING_WORK_AVAILABLE(_ring) \ | |
1597 | ( \ | |
1598 | (((_ring).head + (_ring).size - (_ring).tail) % (_ring).size) \ | |
1599 | ) | |
1600 | ||
1601 | #define I40IW_RING_GET_WQES_AVAILABLE(_ring) \ | |
1602 | ( \ | |
1603 | ((_ring).size - I40IW_RING_WORK_AVAILABLE(_ring) - 1) \ | |
1604 | ) | |
1605 | ||
1606 | #define I40IW_ATOMIC_RING_MOVE_HEAD(_ring, index, _retcode) \ | |
1607 | { \ | |
1608 | index = I40IW_RING_GETCURRENT_HEAD(_ring); \ | |
1609 | I40IW_RING_MOVE_HEAD(_ring, _retcode); \ | |
1610 | } | |
1611 | ||
1612 | /* Async Events codes */ | |
1613 | #define I40IW_AE_AMP_UNALLOCATED_STAG 0x0102 | |
1614 | #define I40IW_AE_AMP_INVALID_STAG 0x0103 | |
1615 | #define I40IW_AE_AMP_BAD_QP 0x0104 | |
1616 | #define I40IW_AE_AMP_BAD_PD 0x0105 | |
1617 | #define I40IW_AE_AMP_BAD_STAG_KEY 0x0106 | |
1618 | #define I40IW_AE_AMP_BAD_STAG_INDEX 0x0107 | |
1619 | #define I40IW_AE_AMP_BOUNDS_VIOLATION 0x0108 | |
1620 | #define I40IW_AE_AMP_RIGHTS_VIOLATION 0x0109 | |
1621 | #define I40IW_AE_AMP_TO_WRAP 0x010a | |
1622 | #define I40IW_AE_AMP_FASTREG_SHARED 0x010b | |
1623 | #define I40IW_AE_AMP_FASTREG_VALID_STAG 0x010c | |
1624 | #define I40IW_AE_AMP_FASTREG_MW_STAG 0x010d | |
1625 | #define I40IW_AE_AMP_FASTREG_INVALID_RIGHTS 0x010e | |
1626 | #define I40IW_AE_AMP_FASTREG_PBL_TABLE_OVERFLOW 0x010f | |
1627 | #define I40IW_AE_AMP_FASTREG_INVALID_LENGTH 0x0110 | |
1628 | #define I40IW_AE_AMP_INVALIDATE_SHARED 0x0111 | |
1629 | #define I40IW_AE_AMP_INVALIDATE_NO_REMOTE_ACCESS_RIGHTS 0x0112 | |
1630 | #define I40IW_AE_AMP_INVALIDATE_MR_WITH_BOUND_WINDOWS 0x0113 | |
1631 | #define I40IW_AE_AMP_MWBIND_VALID_STAG 0x0114 | |
1632 | #define I40IW_AE_AMP_MWBIND_OF_MR_STAG 0x0115 | |
1633 | #define I40IW_AE_AMP_MWBIND_TO_ZERO_BASED_STAG 0x0116 | |
1634 | #define I40IW_AE_AMP_MWBIND_TO_MW_STAG 0x0117 | |
1635 | #define I40IW_AE_AMP_MWBIND_INVALID_RIGHTS 0x0118 | |
1636 | #define I40IW_AE_AMP_MWBIND_INVALID_BOUNDS 0x0119 | |
1637 | #define I40IW_AE_AMP_MWBIND_TO_INVALID_PARENT 0x011a | |
1638 | #define I40IW_AE_AMP_MWBIND_BIND_DISABLED 0x011b | |
1639 | #define I40IW_AE_AMP_WQE_INVALID_PARAMETER 0x0130 | |
1640 | #define I40IW_AE_BAD_CLOSE 0x0201 | |
1641 | #define I40IW_AE_RDMAP_ROE_BAD_LLP_CLOSE 0x0202 | |
1642 | #define I40IW_AE_CQ_OPERATION_ERROR 0x0203 | |
1643 | #define I40IW_AE_PRIV_OPERATION_DENIED 0x011c | |
1644 | #define I40IW_AE_RDMA_READ_WHILE_ORD_ZERO 0x0205 | |
1645 | #define I40IW_AE_STAG_ZERO_INVALID 0x0206 | |
1646 | #define I40IW_AE_IB_RREQ_AND_Q1_FULL 0x0207 | |
1647 | #define I40IW_AE_SRQ_LIMIT 0x0209 | |
1648 | #define I40IW_AE_WQE_UNEXPECTED_OPCODE 0x020a | |
1649 | #define I40IW_AE_WQE_INVALID_PARAMETER 0x020b | |
1650 | #define I40IW_AE_WQE_LSMM_TOO_LONG 0x0220 | |
1651 | #define I40IW_AE_DDP_INVALID_MSN_GAP_IN_MSN 0x0301 | |
1652 | #define I40IW_AE_DDP_INVALID_MSN_RANGE_IS_NOT_VALID 0x0302 | |
1653 | #define I40IW_AE_DDP_UBE_DDP_MESSAGE_TOO_LONG_FOR_AVAILABLE_BUFFER 0x0303 | |
1654 | #define I40IW_AE_DDP_UBE_INVALID_DDP_VERSION 0x0304 | |
1655 | #define I40IW_AE_DDP_UBE_INVALID_MO 0x0305 | |
1656 | #define I40IW_AE_DDP_UBE_INVALID_MSN_NO_BUFFER_AVAILABLE 0x0306 | |
1657 | #define I40IW_AE_DDP_UBE_INVALID_QN 0x0307 | |
1658 | #define I40IW_AE_DDP_NO_L_BIT 0x0308 | |
1659 | #define I40IW_AE_RDMAP_ROE_INVALID_RDMAP_VERSION 0x0311 | |
1660 | #define I40IW_AE_RDMAP_ROE_UNEXPECTED_OPCODE 0x0312 | |
1661 | #define I40IW_AE_ROE_INVALID_RDMA_READ_REQUEST 0x0313 | |
1662 | #define I40IW_AE_ROE_INVALID_RDMA_WRITE_OR_READ_RESP 0x0314 | |
1663 | #define I40IW_AE_INVALID_ARP_ENTRY 0x0401 | |
1664 | #define I40IW_AE_INVALID_TCP_OPTION_RCVD 0x0402 | |
1665 | #define I40IW_AE_STALE_ARP_ENTRY 0x0403 | |
1666 | #define I40IW_AE_INVALID_WQE_LENGTH 0x0404 | |
1667 | #define I40IW_AE_INVALID_MAC_ENTRY 0x0405 | |
1668 | #define I40IW_AE_LLP_CLOSE_COMPLETE 0x0501 | |
1669 | #define I40IW_AE_LLP_CONNECTION_RESET 0x0502 | |
1670 | #define I40IW_AE_LLP_FIN_RECEIVED 0x0503 | |
1671 | #define I40IW_AE_LLP_RECEIVED_MARKER_AND_LENGTH_FIELDS_DONT_MATCH 0x0504 | |
1672 | #define I40IW_AE_LLP_RECEIVED_MPA_CRC_ERROR 0x0505 | |
1673 | #define I40IW_AE_LLP_SEGMENT_TOO_LARGE 0x0506 | |
1674 | #define I40IW_AE_LLP_SEGMENT_TOO_SMALL 0x0507 | |
1675 | #define I40IW_AE_LLP_SYN_RECEIVED 0x0508 | |
1676 | #define I40IW_AE_LLP_TERMINATE_RECEIVED 0x0509 | |
1677 | #define I40IW_AE_LLP_TOO_MANY_RETRIES 0x050a | |
1678 | #define I40IW_AE_LLP_TOO_MANY_KEEPALIVE_RETRIES 0x050b | |
1679 | #define I40IW_AE_LLP_DOUBT_REACHABILITY 0x050c | |
1680 | #define I40IW_AE_LLP_RX_VLAN_MISMATCH 0x050d | |
1681 | #define I40IW_AE_RESOURCE_EXHAUSTION 0x0520 | |
1682 | #define I40IW_AE_RESET_SENT 0x0601 | |
1683 | #define I40IW_AE_TERMINATE_SENT 0x0602 | |
1684 | #define I40IW_AE_RESET_NOT_SENT 0x0603 | |
1685 | #define I40IW_AE_LCE_QP_CATASTROPHIC 0x0700 | |
1686 | #define I40IW_AE_LCE_FUNCTION_CATASTROPHIC 0x0701 | |
1687 | #define I40IW_AE_LCE_CQ_CATASTROPHIC 0x0702 | |
1688 | #define I40IW_AE_UDA_XMIT_FRAG_SEQ 0x0800 | |
1689 | #define I40IW_AE_UDA_XMIT_DGRAM_TOO_LONG 0x0801 | |
1690 | #define I40IW_AE_UDA_XMIT_IPADDR_MISMATCH 0x0802 | |
1691 | #define I40IW_AE_QP_SUSPEND_COMPLETE 0x0900 | |
1692 | ||
1693 | #define OP_DELETE_LOCAL_MAC_IPADDR_ENTRY 1 | |
1694 | #define OP_CEQ_DESTROY 2 | |
1695 | #define OP_AEQ_DESTROY 3 | |
1696 | #define OP_DELETE_ARP_CACHE_ENTRY 4 | |
1697 | #define OP_MANAGE_APBVT_ENTRY 5 | |
1698 | #define OP_CEQ_CREATE 6 | |
1699 | #define OP_AEQ_CREATE 7 | |
1700 | #define OP_ALLOC_LOCAL_MAC_IPADDR_ENTRY 8 | |
1701 | #define OP_ADD_LOCAL_MAC_IPADDR_ENTRY 9 | |
1702 | #define OP_MANAGE_QHASH_TABLE_ENTRY 10 | |
1703 | #define OP_QP_MODIFY 11 | |
1704 | #define OP_QP_UPLOAD_CONTEXT 12 | |
1705 | #define OP_CQ_CREATE 13 | |
1706 | #define OP_CQ_DESTROY 14 | |
1707 | #define OP_QP_CREATE 15 | |
1708 | #define OP_QP_DESTROY 16 | |
1709 | #define OP_ALLOC_STAG 17 | |
1710 | #define OP_MR_REG_NON_SHARED 18 | |
1711 | #define OP_DEALLOC_STAG 19 | |
1712 | #define OP_MW_ALLOC 20 | |
1713 | #define OP_QP_FLUSH_WQES 21 | |
1714 | #define OP_ADD_ARP_CACHE_ENTRY 22 | |
1715 | #define OP_MANAGE_PUSH_PAGE 23 | |
1716 | #define OP_UPDATE_PE_SDS 24 | |
1717 | #define OP_MANAGE_HMC_PM_FUNC_TABLE 25 | |
1718 | #define OP_SUSPEND 26 | |
1719 | #define OP_RESUME 27 | |
1720 | #define OP_MANAGE_VF_PBLE_BP 28 | |
1721 | #define OP_QUERY_FPM_VALUES 29 | |
1722 | #define OP_COMMIT_FPM_VALUES 30 | |
d6f7bbcc HO |
1723 | #define OP_REQUESTED_COMMANDS 31 |
1724 | #define OP_COMPLETED_COMMANDS 32 | |
1725 | #define OP_SIZE_CQP_STAT_ARRAY 33 | |
89517b55 FL |
1726 | |
1727 | #endif |