]>
Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
6cf0a15f | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_IB_H | |
34 | #define MLX5_IB_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/sched.h> | |
38 | #include <rdma/ib_verbs.h> | |
39 | #include <rdma/ib_smi.h> | |
40 | #include <linux/mlx5/driver.h> | |
41 | #include <linux/mlx5/cq.h> | |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/srq.h> | |
44 | #include <linux/types.h> | |
146d2f1a | 45 | #include <linux/mlx5/transobj.h> |
d2370e0a | 46 | #include <rdma/ib_user_verbs.h> |
3085e29e | 47 | #include <rdma/mlx5-abi.h> |
e126ba97 EC |
48 | |
49 | #define mlx5_ib_dbg(dev, format, arg...) \ | |
50 | pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
51 | __LINE__, current->pid, ##arg) | |
52 | ||
53 | #define mlx5_ib_err(dev, format, arg...) \ | |
54 | pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
55 | __LINE__, current->pid, ##arg) | |
56 | ||
57 | #define mlx5_ib_warn(dev, format, arg...) \ | |
58 | pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
59 | __LINE__, current->pid, ##arg) | |
60 | ||
b368d7cb MB |
61 | #define field_avail(type, fld, sz) (offsetof(type, fld) + \ |
62 | sizeof(((type *)0)->fld) <= (sz)) | |
cfb5e088 HA |
63 | #define MLX5_IB_DEFAULT_UIDX 0xffffff |
64 | #define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index) | |
b368d7cb | 65 | |
762f899a MD |
66 | #define MLX5_MKEY_PAGE_SHIFT_MASK __mlx5_mask(mkc, log_page_size) |
67 | ||
e126ba97 EC |
68 | enum { |
69 | MLX5_IB_MMAP_CMD_SHIFT = 8, | |
70 | MLX5_IB_MMAP_CMD_MASK = 0xff, | |
71 | }; | |
72 | ||
73 | enum mlx5_ib_mmap_cmd { | |
74 | MLX5_IB_MMAP_REGULAR_PAGE = 0, | |
d69e3bcf | 75 | MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES = 1, |
37aa5c36 GL |
76 | MLX5_IB_MMAP_WC_PAGE = 2, |
77 | MLX5_IB_MMAP_NC_PAGE = 3, | |
d69e3bcf MB |
78 | /* 5 is chosen in order to be compatible with old versions of libmlx5 */ |
79 | MLX5_IB_MMAP_CORE_CLOCK = 5, | |
e126ba97 EC |
80 | }; |
81 | ||
82 | enum { | |
83 | MLX5_RES_SCAT_DATA32_CQE = 0x1, | |
84 | MLX5_RES_SCAT_DATA64_CQE = 0x2, | |
85 | MLX5_REQ_SCAT_DATA32_CQE = 0x11, | |
86 | MLX5_REQ_SCAT_DATA64_CQE = 0x22, | |
87 | }; | |
88 | ||
89 | enum mlx5_ib_latency_class { | |
90 | MLX5_IB_LATENCY_CLASS_LOW, | |
91 | MLX5_IB_LATENCY_CLASS_MEDIUM, | |
92 | MLX5_IB_LATENCY_CLASS_HIGH, | |
e126ba97 EC |
93 | }; |
94 | ||
95 | enum mlx5_ib_mad_ifc_flags { | |
96 | MLX5_MAD_IFC_IGNORE_MKEY = 1, | |
97 | MLX5_MAD_IFC_IGNORE_BKEY = 2, | |
98 | MLX5_MAD_IFC_NET_VIEW = 4, | |
99 | }; | |
100 | ||
051f2630 | 101 | enum { |
2f5ff264 | 102 | MLX5_CROSS_CHANNEL_BFREG = 0, |
051f2630 LR |
103 | }; |
104 | ||
cfb5e088 HA |
105 | enum { |
106 | MLX5_CQE_VERSION_V0, | |
107 | MLX5_CQE_VERSION_V1, | |
108 | }; | |
109 | ||
7c2344c3 MG |
110 | struct mlx5_ib_vma_private_data { |
111 | struct list_head list; | |
112 | struct vm_area_struct *vma; | |
113 | }; | |
114 | ||
e126ba97 EC |
115 | struct mlx5_ib_ucontext { |
116 | struct ib_ucontext ibucontext; | |
117 | struct list_head db_page_list; | |
118 | ||
119 | /* protect doorbell record alloc/free | |
120 | */ | |
121 | struct mutex db_page_mutex; | |
2f5ff264 | 122 | struct mlx5_bfreg_info bfregi; |
cfb5e088 | 123 | u8 cqe_version; |
146d2f1a | 124 | /* Transport Domain number */ |
125 | u32 tdn; | |
7c2344c3 | 126 | struct list_head vma_private_list; |
7d0cc6ed AK |
127 | |
128 | unsigned long upd_xlt_page; | |
129 | /* protect ODP/KSM */ | |
130 | struct mutex upd_xlt_page_mutex; | |
b037c29a | 131 | u64 lib_caps; |
e126ba97 EC |
132 | }; |
133 | ||
134 | static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext) | |
135 | { | |
136 | return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext); | |
137 | } | |
138 | ||
139 | struct mlx5_ib_pd { | |
140 | struct ib_pd ibpd; | |
141 | u32 pdn; | |
e126ba97 EC |
142 | }; |
143 | ||
038d2ef8 | 144 | #define MLX5_IB_FLOW_MCAST_PRIO (MLX5_BY_PASS_NUM_PRIOS - 1) |
35d19011 | 145 | #define MLX5_IB_FLOW_LAST_PRIO (MLX5_BY_PASS_NUM_REGULAR_PRIOS - 1) |
038d2ef8 MG |
146 | #if (MLX5_IB_FLOW_LAST_PRIO <= 0) |
147 | #error "Invalid number of bypass priorities" | |
148 | #endif | |
149 | #define MLX5_IB_FLOW_LEFTOVERS_PRIO (MLX5_IB_FLOW_MCAST_PRIO + 1) | |
150 | ||
151 | #define MLX5_IB_NUM_FLOW_FT (MLX5_IB_FLOW_LEFTOVERS_PRIO + 1) | |
cc0e5d42 | 152 | #define MLX5_IB_NUM_SNIFFER_FTS 2 |
038d2ef8 MG |
153 | struct mlx5_ib_flow_prio { |
154 | struct mlx5_flow_table *flow_table; | |
155 | unsigned int refcount; | |
156 | }; | |
157 | ||
158 | struct mlx5_ib_flow_handler { | |
159 | struct list_head list; | |
160 | struct ib_flow ibflow; | |
5497adc6 | 161 | struct mlx5_ib_flow_prio *prio; |
74491de9 | 162 | struct mlx5_flow_handle *rule; |
038d2ef8 MG |
163 | }; |
164 | ||
165 | struct mlx5_ib_flow_db { | |
166 | struct mlx5_ib_flow_prio prios[MLX5_IB_NUM_FLOW_FT]; | |
cc0e5d42 | 167 | struct mlx5_ib_flow_prio sniffer[MLX5_IB_NUM_SNIFFER_FTS]; |
9ef9c640 | 168 | struct mlx5_flow_table *lag_demux_ft; |
038d2ef8 MG |
169 | /* Protect flow steering bypass flow tables |
170 | * when add/del flow rules. | |
171 | * only single add/removal of flow steering rule could be done | |
172 | * simultaneously. | |
173 | */ | |
174 | struct mutex lock; | |
175 | }; | |
176 | ||
e126ba97 EC |
177 | /* Use macros here so that don't have to duplicate |
178 | * enum ib_send_flags and enum ib_qp_type for low-level driver | |
179 | */ | |
180 | ||
31616255 AK |
181 | #define MLX5_IB_SEND_UMR_ENABLE_MR (IB_SEND_RESERVED_START << 0) |
182 | #define MLX5_IB_SEND_UMR_DISABLE_MR (IB_SEND_RESERVED_START << 1) | |
183 | #define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 2) | |
184 | #define MLX5_IB_SEND_UMR_UPDATE_XLT (IB_SEND_RESERVED_START << 3) | |
185 | #define MLX5_IB_SEND_UMR_UPDATE_TRANSLATION (IB_SEND_RESERVED_START << 4) | |
186 | #define MLX5_IB_SEND_UMR_UPDATE_PD_ACCESS IB_SEND_RESERVED_END | |
56e11d62 | 187 | |
e126ba97 | 188 | #define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1 |
d16e91da HE |
189 | /* |
190 | * IB_QPT_GSI creates the software wrapper around GSI, and MLX5_IB_QPT_HW_GSI | |
191 | * creates the actual hardware QP. | |
192 | */ | |
193 | #define MLX5_IB_QPT_HW_GSI IB_QPT_RESERVED2 | |
e126ba97 EC |
194 | #define MLX5_IB_WR_UMR IB_WR_RESERVED1 |
195 | ||
31616255 AK |
196 | #define MLX5_IB_UMR_OCTOWORD 16 |
197 | #define MLX5_IB_UMR_XLT_ALIGNMENT 64 | |
198 | ||
7d0cc6ed AK |
199 | #define MLX5_IB_UPD_XLT_ZAP BIT(0) |
200 | #define MLX5_IB_UPD_XLT_ENABLE BIT(1) | |
201 | #define MLX5_IB_UPD_XLT_ATOMIC BIT(2) | |
202 | #define MLX5_IB_UPD_XLT_ADDR BIT(3) | |
203 | #define MLX5_IB_UPD_XLT_PD BIT(4) | |
204 | #define MLX5_IB_UPD_XLT_ACCESS BIT(5) | |
81713d37 | 205 | #define MLX5_IB_UPD_XLT_INDIRECT BIT(6) |
7d0cc6ed | 206 | |
b11a4f9c HE |
207 | /* Private QP creation flags to be passed in ib_qp_init_attr.create_flags. |
208 | * | |
209 | * These flags are intended for internal use by the mlx5_ib driver, and they | |
210 | * rely on the range reserved for that use in the ib_qp_create_flags enum. | |
211 | */ | |
212 | ||
213 | /* Create a UD QP whose source QP number is 1 */ | |
214 | static inline enum ib_qp_create_flags mlx5_ib_create_qp_sqpn_qp1(void) | |
215 | { | |
216 | return IB_QP_CREATE_RESERVED_START; | |
217 | } | |
218 | ||
e126ba97 EC |
219 | struct wr_list { |
220 | u16 opcode; | |
221 | u16 next; | |
222 | }; | |
223 | ||
e4cc4fa7 NO |
224 | enum mlx5_ib_rq_flags { |
225 | MLX5_IB_RQ_CVLAN_STRIPPING = 1 << 0, | |
226 | }; | |
227 | ||
e126ba97 EC |
228 | struct mlx5_ib_wq { |
229 | u64 *wrid; | |
230 | u32 *wr_data; | |
231 | struct wr_list *w_list; | |
232 | unsigned *wqe_head; | |
233 | u16 unsig_count; | |
234 | ||
235 | /* serialize post to the work queue | |
236 | */ | |
237 | spinlock_t lock; | |
238 | int wqe_cnt; | |
239 | int max_post; | |
240 | int max_gs; | |
241 | int offset; | |
242 | int wqe_shift; | |
243 | unsigned head; | |
244 | unsigned tail; | |
245 | u16 cur_post; | |
246 | u16 last_poll; | |
247 | void *qend; | |
248 | }; | |
249 | ||
03404e8a MG |
250 | enum mlx5_ib_wq_flags { |
251 | MLX5_IB_WQ_FLAGS_DELAY_DROP = 0x1, | |
252 | }; | |
253 | ||
79b20a6c YH |
254 | struct mlx5_ib_rwq { |
255 | struct ib_wq ibwq; | |
350d0e4c | 256 | struct mlx5_core_qp core_qp; |
79b20a6c YH |
257 | u32 rq_num_pas; |
258 | u32 log_rq_stride; | |
259 | u32 log_rq_size; | |
260 | u32 rq_page_offset; | |
261 | u32 log_page_size; | |
262 | struct ib_umem *umem; | |
263 | size_t buf_size; | |
264 | unsigned int page_shift; | |
265 | int create_type; | |
266 | struct mlx5_db db; | |
267 | u32 user_index; | |
268 | u32 wqe_count; | |
269 | u32 wqe_shift; | |
270 | int wq_sig; | |
03404e8a | 271 | u32 create_flags; /* Use enum mlx5_ib_wq_flags */ |
79b20a6c YH |
272 | }; |
273 | ||
e126ba97 EC |
274 | enum { |
275 | MLX5_QP_USER, | |
276 | MLX5_QP_KERNEL, | |
277 | MLX5_QP_EMPTY | |
278 | }; | |
279 | ||
79b20a6c YH |
280 | enum { |
281 | MLX5_WQ_USER, | |
282 | MLX5_WQ_KERNEL | |
283 | }; | |
284 | ||
c5f90929 YH |
285 | struct mlx5_ib_rwq_ind_table { |
286 | struct ib_rwq_ind_table ib_rwq_ind_tbl; | |
287 | u32 rqtn; | |
288 | }; | |
289 | ||
19098df2 | 290 | struct mlx5_ib_ubuffer { |
291 | struct ib_umem *umem; | |
292 | int buf_size; | |
293 | u64 buf_addr; | |
294 | }; | |
295 | ||
296 | struct mlx5_ib_qp_base { | |
297 | struct mlx5_ib_qp *container_mibqp; | |
298 | struct mlx5_core_qp mqp; | |
299 | struct mlx5_ib_ubuffer ubuffer; | |
300 | }; | |
301 | ||
302 | struct mlx5_ib_qp_trans { | |
303 | struct mlx5_ib_qp_base base; | |
304 | u16 xrcdn; | |
305 | u8 alt_port; | |
306 | u8 atomic_rd_en; | |
307 | u8 resp_depth; | |
308 | }; | |
309 | ||
28d61370 YH |
310 | struct mlx5_ib_rss_qp { |
311 | u32 tirn; | |
312 | }; | |
313 | ||
038d2ef8 | 314 | struct mlx5_ib_rq { |
0fb2ed66 | 315 | struct mlx5_ib_qp_base base; |
316 | struct mlx5_ib_wq *rq; | |
317 | struct mlx5_ib_ubuffer ubuffer; | |
318 | struct mlx5_db *doorbell; | |
038d2ef8 | 319 | u32 tirn; |
0fb2ed66 | 320 | u8 state; |
e4cc4fa7 | 321 | u32 flags; |
0fb2ed66 | 322 | }; |
323 | ||
324 | struct mlx5_ib_sq { | |
325 | struct mlx5_ib_qp_base base; | |
326 | struct mlx5_ib_wq *sq; | |
327 | struct mlx5_ib_ubuffer ubuffer; | |
328 | struct mlx5_db *doorbell; | |
329 | u32 tisn; | |
330 | u8 state; | |
038d2ef8 MG |
331 | }; |
332 | ||
333 | struct mlx5_ib_raw_packet_qp { | |
0fb2ed66 | 334 | struct mlx5_ib_sq sq; |
038d2ef8 MG |
335 | struct mlx5_ib_rq rq; |
336 | }; | |
337 | ||
5fe9dec0 EC |
338 | struct mlx5_bf { |
339 | int buf_size; | |
340 | unsigned long offset; | |
341 | struct mlx5_sq_bfreg *bfreg; | |
342 | }; | |
343 | ||
e126ba97 EC |
344 | struct mlx5_ib_qp { |
345 | struct ib_qp ibqp; | |
038d2ef8 | 346 | union { |
0fb2ed66 | 347 | struct mlx5_ib_qp_trans trans_qp; |
348 | struct mlx5_ib_raw_packet_qp raw_packet_qp; | |
28d61370 | 349 | struct mlx5_ib_rss_qp rss_qp; |
038d2ef8 | 350 | }; |
e126ba97 EC |
351 | struct mlx5_buf buf; |
352 | ||
353 | struct mlx5_db db; | |
354 | struct mlx5_ib_wq rq; | |
355 | ||
e126ba97 | 356 | u8 sq_signal_bits; |
6e8484c5 | 357 | u8 next_fence; |
e126ba97 EC |
358 | struct mlx5_ib_wq sq; |
359 | ||
e126ba97 EC |
360 | /* serialize qp state modifications |
361 | */ | |
362 | struct mutex mutex; | |
e126ba97 EC |
363 | u32 flags; |
364 | u8 port; | |
e126ba97 | 365 | u8 state; |
e126ba97 EC |
366 | int wq_sig; |
367 | int scat_cqe; | |
368 | int max_inline_data; | |
5fe9dec0 | 369 | struct mlx5_bf bf; |
e126ba97 EC |
370 | int has_rq; |
371 | ||
372 | /* only for user space QPs. For kernel | |
373 | * we have it from the bf object | |
374 | */ | |
2f5ff264 | 375 | int bfregn; |
e126ba97 EC |
376 | |
377 | int create_type; | |
e1e66cc2 SG |
378 | |
379 | /* Store signature errors */ | |
380 | bool signature_en; | |
6aec21f6 | 381 | |
89ea94a7 MG |
382 | struct list_head qps_list; |
383 | struct list_head cq_recv_list; | |
384 | struct list_head cq_send_list; | |
7d29f349 | 385 | u32 rate_limit; |
e126ba97 EC |
386 | }; |
387 | ||
388 | struct mlx5_ib_cq_buf { | |
389 | struct mlx5_buf buf; | |
390 | struct ib_umem *umem; | |
391 | int cqe_size; | |
bde51583 | 392 | int nent; |
e126ba97 EC |
393 | }; |
394 | ||
395 | enum mlx5_ib_qp_flags { | |
f0313965 ES |
396 | MLX5_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO, |
397 | MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK, | |
398 | MLX5_IB_QP_CROSS_CHANNEL = IB_QP_CREATE_CROSS_CHANNEL, | |
399 | MLX5_IB_QP_MANAGED_SEND = IB_QP_CREATE_MANAGED_SEND, | |
400 | MLX5_IB_QP_MANAGED_RECV = IB_QP_CREATE_MANAGED_RECV, | |
401 | MLX5_IB_QP_SIGNATURE_HANDLING = 1 << 5, | |
b11a4f9c HE |
402 | /* QP uses 1 as its source QP number */ |
403 | MLX5_IB_QP_SQPN_QP1 = 1 << 6, | |
358e42ea | 404 | MLX5_IB_QP_CAP_SCATTER_FCS = 1 << 7, |
d9f88e5a | 405 | MLX5_IB_QP_RSS = 1 << 8, |
e4cc4fa7 | 406 | MLX5_IB_QP_CVLAN_STRIPPING = 1 << 9, |
e126ba97 EC |
407 | }; |
408 | ||
968e78dd | 409 | struct mlx5_umr_wr { |
e622f2f4 | 410 | struct ib_send_wr wr; |
31616255 AK |
411 | u64 virt_addr; |
412 | u64 offset; | |
968e78dd HE |
413 | struct ib_pd *pd; |
414 | unsigned int page_shift; | |
31616255 | 415 | unsigned int xlt_size; |
b216af40 | 416 | u64 length; |
968e78dd HE |
417 | int access_flags; |
418 | u32 mkey; | |
419 | }; | |
420 | ||
e622f2f4 CH |
421 | static inline struct mlx5_umr_wr *umr_wr(struct ib_send_wr *wr) |
422 | { | |
423 | return container_of(wr, struct mlx5_umr_wr, wr); | |
424 | } | |
425 | ||
e126ba97 EC |
426 | struct mlx5_shared_mr_info { |
427 | int mr_id; | |
428 | struct ib_umem *umem; | |
429 | }; | |
430 | ||
431 | struct mlx5_ib_cq { | |
432 | struct ib_cq ibcq; | |
433 | struct mlx5_core_cq mcq; | |
434 | struct mlx5_ib_cq_buf buf; | |
435 | struct mlx5_db db; | |
436 | ||
437 | /* serialize access to the CQ | |
438 | */ | |
439 | spinlock_t lock; | |
440 | ||
441 | /* protect resize cq | |
442 | */ | |
443 | struct mutex resize_mutex; | |
bde51583 | 444 | struct mlx5_ib_cq_buf *resize_buf; |
e126ba97 EC |
445 | struct ib_umem *resize_umem; |
446 | int cqe_size; | |
89ea94a7 MG |
447 | struct list_head list_send_qp; |
448 | struct list_head list_recv_qp; | |
051f2630 | 449 | u32 create_flags; |
25361e02 HE |
450 | struct list_head wc_list; |
451 | enum ib_cq_notify_flags notify_flags; | |
452 | struct work_struct notify_work; | |
453 | }; | |
454 | ||
455 | struct mlx5_ib_wc { | |
456 | struct ib_wc wc; | |
457 | struct list_head list; | |
e126ba97 EC |
458 | }; |
459 | ||
460 | struct mlx5_ib_srq { | |
461 | struct ib_srq ibsrq; | |
462 | struct mlx5_core_srq msrq; | |
463 | struct mlx5_buf buf; | |
464 | struct mlx5_db db; | |
465 | u64 *wrid; | |
466 | /* protect SRQ hanlding | |
467 | */ | |
468 | spinlock_t lock; | |
469 | int head; | |
470 | int tail; | |
471 | u16 wqe_ctr; | |
472 | struct ib_umem *umem; | |
473 | /* serialize arming a SRQ | |
474 | */ | |
475 | struct mutex mutex; | |
476 | int wq_sig; | |
477 | }; | |
478 | ||
479 | struct mlx5_ib_xrcd { | |
480 | struct ib_xrcd ibxrcd; | |
481 | u32 xrcdn; | |
482 | }; | |
483 | ||
cc149f75 HE |
484 | enum mlx5_ib_mtt_access_flags { |
485 | MLX5_IB_MTT_READ = (1 << 0), | |
486 | MLX5_IB_MTT_WRITE = (1 << 1), | |
487 | }; | |
488 | ||
489 | #define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE) | |
490 | ||
e126ba97 EC |
491 | struct mlx5_ib_mr { |
492 | struct ib_mr ibmr; | |
8a187ee5 SG |
493 | void *descs; |
494 | dma_addr_t desc_map; | |
495 | int ndescs; | |
496 | int max_descs; | |
497 | int desc_size; | |
b005d316 | 498 | int access_mode; |
a606b0f6 | 499 | struct mlx5_core_mkey mmkey; |
e126ba97 EC |
500 | struct ib_umem *umem; |
501 | struct mlx5_shared_mr_info *smr_info; | |
502 | struct list_head list; | |
503 | int order; | |
504 | int umred; | |
e126ba97 | 505 | int npages; |
746b5583 | 506 | struct mlx5_ib_dev *dev; |
ec22eb53 | 507 | u32 out[MLX5_ST_SZ_DW(create_mkey_out)]; |
3121e3c4 | 508 | struct mlx5_core_sig_ctx *sig; |
b4cfe447 | 509 | int live; |
8a187ee5 | 510 | void *descs_alloc; |
56e11d62 | 511 | int access_flags; /* Needed for rereg MR */ |
81713d37 AK |
512 | |
513 | struct mlx5_ib_mr *parent; | |
514 | atomic_t num_leaf_free; | |
515 | wait_queue_head_t q_leaf_free; | |
e126ba97 EC |
516 | }; |
517 | ||
d2370e0a MB |
518 | struct mlx5_ib_mw { |
519 | struct ib_mw ibmw; | |
520 | struct mlx5_core_mkey mmkey; | |
db570d7d | 521 | int ndescs; |
e126ba97 EC |
522 | }; |
523 | ||
a74d2416 | 524 | struct mlx5_ib_umr_context { |
add08d76 | 525 | struct ib_cqe cqe; |
a74d2416 SR |
526 | enum ib_wc_status status; |
527 | struct completion done; | |
528 | }; | |
529 | ||
e126ba97 EC |
530 | struct umr_common { |
531 | struct ib_pd *pd; | |
532 | struct ib_cq *cq; | |
533 | struct ib_qp *qp; | |
e126ba97 EC |
534 | /* control access to UMR QP |
535 | */ | |
536 | struct semaphore sem; | |
537 | }; | |
538 | ||
539 | enum { | |
540 | MLX5_FMR_INVALID, | |
541 | MLX5_FMR_VALID, | |
542 | MLX5_FMR_BUSY, | |
543 | }; | |
544 | ||
e126ba97 EC |
545 | struct mlx5_cache_ent { |
546 | struct list_head head; | |
547 | /* sync access to the cahce entry | |
548 | */ | |
549 | spinlock_t lock; | |
550 | ||
551 | ||
552 | struct dentry *dir; | |
553 | char name[4]; | |
554 | u32 order; | |
49780d42 AK |
555 | u32 xlt; |
556 | u32 access_mode; | |
557 | u32 page; | |
558 | ||
e126ba97 EC |
559 | u32 size; |
560 | u32 cur; | |
561 | u32 miss; | |
562 | u32 limit; | |
563 | ||
564 | struct dentry *fsize; | |
565 | struct dentry *fcur; | |
566 | struct dentry *fmiss; | |
567 | struct dentry *flimit; | |
568 | ||
569 | struct mlx5_ib_dev *dev; | |
570 | struct work_struct work; | |
571 | struct delayed_work dwork; | |
746b5583 | 572 | int pending; |
49780d42 | 573 | struct completion compl; |
e126ba97 EC |
574 | }; |
575 | ||
576 | struct mlx5_mr_cache { | |
577 | struct workqueue_struct *wq; | |
578 | struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES]; | |
579 | int stopped; | |
580 | struct dentry *root; | |
581 | unsigned long last_add; | |
582 | }; | |
583 | ||
d16e91da HE |
584 | struct mlx5_ib_gsi_qp; |
585 | ||
586 | struct mlx5_ib_port_resources { | |
7722f47e | 587 | struct mlx5_ib_resources *devr; |
d16e91da | 588 | struct mlx5_ib_gsi_qp *gsi; |
7722f47e | 589 | struct work_struct pkey_change_work; |
d16e91da HE |
590 | }; |
591 | ||
e126ba97 EC |
592 | struct mlx5_ib_resources { |
593 | struct ib_cq *c0; | |
594 | struct ib_xrcd *x0; | |
595 | struct ib_xrcd *x1; | |
596 | struct ib_pd *p0; | |
597 | struct ib_srq *s0; | |
4aa17b28 | 598 | struct ib_srq *s1; |
d16e91da HE |
599 | struct mlx5_ib_port_resources ports[2]; |
600 | /* Protects changes to the port resources */ | |
601 | struct mutex mutex; | |
e126ba97 EC |
602 | }; |
603 | ||
e1f24a79 | 604 | struct mlx5_ib_counters { |
7c16f477 KH |
605 | const char **names; |
606 | size_t *offsets; | |
e1f24a79 PP |
607 | u32 num_q_counters; |
608 | u32 num_cong_counters; | |
7c16f477 KH |
609 | u16 set_id; |
610 | }; | |
611 | ||
0837e86a | 612 | struct mlx5_ib_port { |
e1f24a79 | 613 | struct mlx5_ib_counters cnts; |
0837e86a MB |
614 | }; |
615 | ||
fc24fc5e AS |
616 | struct mlx5_roce { |
617 | /* Protect mlx5_ib_get_netdev from invoking dev_hold() with a NULL | |
618 | * netdev pointer | |
619 | */ | |
620 | rwlock_t netdev_lock; | |
621 | struct net_device *netdev; | |
622 | struct notifier_block nb; | |
13eab21f | 623 | atomic_t next_port; |
fd65f1b8 | 624 | enum ib_port_state last_port_state; |
fc24fc5e AS |
625 | }; |
626 | ||
4a2da0b8 PP |
627 | struct mlx5_ib_dbg_param { |
628 | int offset; | |
629 | struct mlx5_ib_dev *dev; | |
630 | struct dentry *dentry; | |
631 | }; | |
632 | ||
633 | enum mlx5_ib_dbg_cc_types { | |
634 | MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE, | |
635 | MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE_ATI, | |
636 | MLX5_IB_DBG_CC_RP_TIME_RESET, | |
637 | MLX5_IB_DBG_CC_RP_BYTE_RESET, | |
638 | MLX5_IB_DBG_CC_RP_THRESHOLD, | |
639 | MLX5_IB_DBG_CC_RP_AI_RATE, | |
640 | MLX5_IB_DBG_CC_RP_HAI_RATE, | |
641 | MLX5_IB_DBG_CC_RP_MIN_DEC_FAC, | |
642 | MLX5_IB_DBG_CC_RP_MIN_RATE, | |
643 | MLX5_IB_DBG_CC_RP_RATE_TO_SET_ON_FIRST_CNP, | |
644 | MLX5_IB_DBG_CC_RP_DCE_TCP_G, | |
645 | MLX5_IB_DBG_CC_RP_DCE_TCP_RTT, | |
646 | MLX5_IB_DBG_CC_RP_RATE_REDUCE_MONITOR_PERIOD, | |
647 | MLX5_IB_DBG_CC_RP_INITIAL_ALPHA_VALUE, | |
648 | MLX5_IB_DBG_CC_RP_GD, | |
649 | MLX5_IB_DBG_CC_NP_CNP_DSCP, | |
650 | MLX5_IB_DBG_CC_NP_CNP_PRIO_MODE, | |
651 | MLX5_IB_DBG_CC_NP_CNP_PRIO, | |
652 | MLX5_IB_DBG_CC_MAX, | |
653 | }; | |
654 | ||
655 | struct mlx5_ib_dbg_cc_params { | |
656 | struct dentry *root; | |
657 | struct mlx5_ib_dbg_param params[MLX5_IB_DBG_CC_MAX]; | |
658 | }; | |
659 | ||
03404e8a MG |
660 | enum { |
661 | MLX5_MAX_DELAY_DROP_TIMEOUT_MS = 100, | |
662 | }; | |
663 | ||
fe248c3a MG |
664 | struct mlx5_ib_dbg_delay_drop { |
665 | struct dentry *dir_debugfs; | |
666 | struct dentry *rqs_cnt_debugfs; | |
667 | struct dentry *events_cnt_debugfs; | |
668 | struct dentry *timeout_debugfs; | |
669 | }; | |
670 | ||
03404e8a MG |
671 | struct mlx5_ib_delay_drop { |
672 | struct mlx5_ib_dev *dev; | |
673 | struct work_struct delay_drop_work; | |
674 | /* serialize setting of delay drop */ | |
675 | struct mutex lock; | |
676 | u32 timeout; | |
677 | bool activate; | |
fe248c3a MG |
678 | atomic_t events_cnt; |
679 | atomic_t rqs_cnt; | |
680 | struct mlx5_ib_dbg_delay_drop *dbg; | |
03404e8a MG |
681 | }; |
682 | ||
e126ba97 EC |
683 | struct mlx5_ib_dev { |
684 | struct ib_device ib_dev; | |
9603b61d | 685 | struct mlx5_core_dev *mdev; |
fc24fc5e | 686 | struct mlx5_roce roce; |
e126ba97 | 687 | int num_ports; |
e126ba97 EC |
688 | /* serialize update of capability mask |
689 | */ | |
690 | struct mutex cap_mask_mutex; | |
691 | bool ib_active; | |
692 | struct umr_common umrc; | |
693 | /* sync used page count stats | |
694 | */ | |
e126ba97 EC |
695 | struct mlx5_ib_resources devr; |
696 | struct mlx5_mr_cache cache; | |
746b5583 | 697 | struct timer_list delay_timer; |
6bc1a656 ML |
698 | /* Prevents soft lock on massive reg MRs */ |
699 | struct mutex slow_path_mutex; | |
746b5583 | 700 | int fill_delay; |
8cdd312c HE |
701 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
702 | struct ib_odp_caps odp_caps; | |
c438fde1 | 703 | u64 odp_max_size; |
6aec21f6 HE |
704 | /* |
705 | * Sleepable RCU that prevents destruction of MRs while they are still | |
706 | * being used by a page fault handler. | |
707 | */ | |
708 | struct srcu_struct mr_srcu; | |
81713d37 | 709 | u32 null_mkey; |
8cdd312c | 710 | #endif |
038d2ef8 | 711 | struct mlx5_ib_flow_db flow_db; |
89ea94a7 MG |
712 | /* protect resources needed as part of reset flow */ |
713 | spinlock_t reset_flow_resource_lock; | |
714 | struct list_head qp_list; | |
0837e86a MB |
715 | /* Array with num_ports elements */ |
716 | struct mlx5_ib_port *port; | |
c85023e1 HN |
717 | struct mlx5_sq_bfreg bfreg; |
718 | struct mlx5_sq_bfreg fp_bfreg; | |
03404e8a | 719 | struct mlx5_ib_delay_drop delay_drop; |
4a2da0b8 | 720 | struct mlx5_ib_dbg_cc_params *dbg_cc_params; |
c85023e1 HN |
721 | |
722 | /* protect the user_td */ | |
723 | struct mutex lb_mutex; | |
724 | u32 user_td; | |
725 | u8 umr_fence; | |
e126ba97 EC |
726 | }; |
727 | ||
728 | static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq) | |
729 | { | |
730 | return container_of(mcq, struct mlx5_ib_cq, mcq); | |
731 | } | |
732 | ||
733 | static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd) | |
734 | { | |
735 | return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd); | |
736 | } | |
737 | ||
738 | static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev) | |
739 | { | |
740 | return container_of(ibdev, struct mlx5_ib_dev, ib_dev); | |
741 | } | |
742 | ||
e126ba97 EC |
743 | static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq) |
744 | { | |
745 | return container_of(ibcq, struct mlx5_ib_cq, ibcq); | |
746 | } | |
747 | ||
748 | static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp) | |
749 | { | |
19098df2 | 750 | return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp; |
e126ba97 EC |
751 | } |
752 | ||
350d0e4c YH |
753 | static inline struct mlx5_ib_rwq *to_mibrwq(struct mlx5_core_qp *core_qp) |
754 | { | |
755 | return container_of(core_qp, struct mlx5_ib_rwq, core_qp); | |
756 | } | |
757 | ||
a606b0f6 | 758 | static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mkey *mmkey) |
d5436ba0 | 759 | { |
a606b0f6 | 760 | return container_of(mmkey, struct mlx5_ib_mr, mmkey); |
d5436ba0 SG |
761 | } |
762 | ||
e126ba97 EC |
763 | static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd) |
764 | { | |
765 | return container_of(ibpd, struct mlx5_ib_pd, ibpd); | |
766 | } | |
767 | ||
768 | static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq) | |
769 | { | |
770 | return container_of(ibsrq, struct mlx5_ib_srq, ibsrq); | |
771 | } | |
772 | ||
773 | static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp) | |
774 | { | |
775 | return container_of(ibqp, struct mlx5_ib_qp, ibqp); | |
776 | } | |
777 | ||
79b20a6c YH |
778 | static inline struct mlx5_ib_rwq *to_mrwq(struct ib_wq *ibwq) |
779 | { | |
780 | return container_of(ibwq, struct mlx5_ib_rwq, ibwq); | |
781 | } | |
782 | ||
c5f90929 YH |
783 | static inline struct mlx5_ib_rwq_ind_table *to_mrwq_ind_table(struct ib_rwq_ind_table *ib_rwq_ind_tbl) |
784 | { | |
785 | return container_of(ib_rwq_ind_tbl, struct mlx5_ib_rwq_ind_table, ib_rwq_ind_tbl); | |
786 | } | |
787 | ||
e126ba97 EC |
788 | static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq) |
789 | { | |
790 | return container_of(msrq, struct mlx5_ib_srq, msrq); | |
791 | } | |
792 | ||
793 | static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr) | |
794 | { | |
795 | return container_of(ibmr, struct mlx5_ib_mr, ibmr); | |
796 | } | |
797 | ||
d2370e0a MB |
798 | static inline struct mlx5_ib_mw *to_mmw(struct ib_mw *ibmw) |
799 | { | |
800 | return container_of(ibmw, struct mlx5_ib_mw, ibmw); | |
801 | } | |
802 | ||
e126ba97 EC |
803 | int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt, |
804 | struct mlx5_db *db); | |
805 | void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db); | |
806 | void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
807 | void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
808 | void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index); | |
809 | int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey, | |
a97e2d86 IW |
810 | u8 port, const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
811 | const void *in_mad, void *response_mad); | |
90898850 | 812 | struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct rdma_ah_attr *ah_attr, |
477864c8 | 813 | struct ib_udata *udata); |
90898850 | 814 | int mlx5_ib_query_ah(struct ib_ah *ibah, struct rdma_ah_attr *ah_attr); |
e126ba97 EC |
815 | int mlx5_ib_destroy_ah(struct ib_ah *ah); |
816 | struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd, | |
817 | struct ib_srq_init_attr *init_attr, | |
818 | struct ib_udata *udata); | |
819 | int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr, | |
820 | enum ib_srq_attr_mask attr_mask, struct ib_udata *udata); | |
821 | int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr); | |
822 | int mlx5_ib_destroy_srq(struct ib_srq *srq); | |
823 | int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr, | |
824 | struct ib_recv_wr **bad_wr); | |
825 | struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd, | |
826 | struct ib_qp_init_attr *init_attr, | |
827 | struct ib_udata *udata); | |
828 | int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, | |
829 | int attr_mask, struct ib_udata *udata); | |
830 | int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
831 | struct ib_qp_init_attr *qp_init_attr); | |
832 | int mlx5_ib_destroy_qp(struct ib_qp *qp); | |
833 | int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, | |
834 | struct ib_send_wr **bad_wr); | |
835 | int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
836 | struct ib_recv_wr **bad_wr); | |
837 | void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n); | |
c1395a2a | 838 | int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index, |
19098df2 | 839 | void *buffer, u32 length, |
840 | struct mlx5_ib_qp_base *base); | |
bcf4c1ea MB |
841 | struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev, |
842 | const struct ib_cq_init_attr *attr, | |
843 | struct ib_ucontext *context, | |
e126ba97 EC |
844 | struct ib_udata *udata); |
845 | int mlx5_ib_destroy_cq(struct ib_cq *cq); | |
846 | int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc); | |
847 | int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags); | |
848 | int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period); | |
849 | int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata); | |
850 | struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc); | |
851 | struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length, | |
852 | u64 virt_addr, int access_flags, | |
853 | struct ib_udata *udata); | |
d2370e0a MB |
854 | struct ib_mw *mlx5_ib_alloc_mw(struct ib_pd *pd, enum ib_mw_type type, |
855 | struct ib_udata *udata); | |
856 | int mlx5_ib_dealloc_mw(struct ib_mw *mw); | |
7d0cc6ed AK |
857 | int mlx5_ib_update_xlt(struct mlx5_ib_mr *mr, u64 idx, int npages, |
858 | int page_shift, int flags); | |
81713d37 AK |
859 | struct mlx5_ib_mr *mlx5_ib_alloc_implicit_mr(struct mlx5_ib_pd *pd, |
860 | int access_flags); | |
861 | void mlx5_ib_free_implicit_mr(struct mlx5_ib_mr *mr); | |
56e11d62 NO |
862 | int mlx5_ib_rereg_user_mr(struct ib_mr *ib_mr, int flags, u64 start, |
863 | u64 length, u64 virt_addr, int access_flags, | |
864 | struct ib_pd *pd, struct ib_udata *udata); | |
e126ba97 | 865 | int mlx5_ib_dereg_mr(struct ib_mr *ibmr); |
9bee178b SG |
866 | struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd, |
867 | enum ib_mr_type mr_type, | |
868 | u32 max_num_sg); | |
ff2ba993 | 869 | int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents, |
9aa8b321 | 870 | unsigned int *sg_offset); |
e126ba97 | 871 | int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num, |
a97e2d86 | 872 | const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
4cd7c947 IW |
873 | const struct ib_mad_hdr *in, size_t in_mad_size, |
874 | struct ib_mad_hdr *out, size_t *out_mad_size, | |
875 | u16 *out_mad_pkey_index); | |
e126ba97 EC |
876 | struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev, |
877 | struct ib_ucontext *context, | |
878 | struct ib_udata *udata); | |
879 | int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd); | |
e126ba97 EC |
880 | int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset); |
881 | int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port); | |
1b5daf11 MD |
882 | int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev, |
883 | struct ib_smp *out_mad); | |
884 | int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev, | |
885 | __be64 *sys_image_guid); | |
886 | int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev, | |
887 | u16 *max_pkeys); | |
888 | int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev, | |
889 | u32 *vendor_id); | |
890 | int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc); | |
891 | int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid); | |
892 | int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u8 port, u16 index, | |
893 | u16 *pkey); | |
894 | int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u8 port, int index, | |
895 | union ib_gid *gid); | |
896 | int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u8 port, | |
897 | struct ib_port_attr *props); | |
e126ba97 EC |
898 | int mlx5_ib_query_port(struct ib_device *ibdev, u8 port, |
899 | struct ib_port_attr *props); | |
900 | int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev); | |
901 | void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev); | |
762f899a MD |
902 | void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, |
903 | unsigned long max_page_shift, | |
904 | int *count, int *shift, | |
e126ba97 | 905 | int *ncont, int *order); |
832a6b06 HE |
906 | void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
907 | int page_shift, size_t offset, size_t num_pages, | |
908 | __be64 *pas, int access_flags); | |
e126ba97 | 909 | void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
cc149f75 | 910 | int page_shift, __be64 *pas, int access_flags); |
e126ba97 EC |
911 | void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num); |
912 | int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq); | |
913 | int mlx5_mr_cache_init(struct mlx5_ib_dev *dev); | |
914 | int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev); | |
49780d42 AK |
915 | |
916 | struct mlx5_ib_mr *mlx5_mr_cache_alloc(struct mlx5_ib_dev *dev, int entry); | |
917 | void mlx5_mr_cache_free(struct mlx5_ib_dev *dev, struct mlx5_ib_mr *mr); | |
d5436ba0 SG |
918 | int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask, |
919 | struct ib_mr_status *mr_status); | |
79b20a6c YH |
920 | struct ib_wq *mlx5_ib_create_wq(struct ib_pd *pd, |
921 | struct ib_wq_init_attr *init_attr, | |
922 | struct ib_udata *udata); | |
923 | int mlx5_ib_destroy_wq(struct ib_wq *wq); | |
924 | int mlx5_ib_modify_wq(struct ib_wq *wq, struct ib_wq_attr *wq_attr, | |
925 | u32 wq_attr_mask, struct ib_udata *udata); | |
c5f90929 YH |
926 | struct ib_rwq_ind_table *mlx5_ib_create_rwq_ind_table(struct ib_device *device, |
927 | struct ib_rwq_ind_table_init_attr *init_attr, | |
928 | struct ib_udata *udata); | |
929 | int mlx5_ib_destroy_rwq_ind_table(struct ib_rwq_ind_table *wq_ind_table); | |
e126ba97 | 930 | |
8cdd312c | 931 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
938fe83c | 932 | void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev); |
d9aaed83 AK |
933 | void mlx5_ib_pfault(struct mlx5_core_dev *mdev, void *context, |
934 | struct mlx5_pagefault *pfault); | |
6aec21f6 HE |
935 | int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev); |
936 | void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev); | |
937 | int __init mlx5_ib_odp_init(void); | |
938 | void mlx5_ib_odp_cleanup(void); | |
b4cfe447 HE |
939 | void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start, |
940 | unsigned long end); | |
81713d37 AK |
941 | void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent); |
942 | void mlx5_odp_populate_klm(struct mlx5_klm *pklm, size_t offset, | |
943 | size_t nentries, struct mlx5_ib_mr *mr, int flags); | |
6aec21f6 | 944 | #else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
938fe83c | 945 | static inline void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev) |
8cdd312c | 946 | { |
938fe83c | 947 | return; |
8cdd312c | 948 | } |
6aec21f6 | 949 | |
6aec21f6 | 950 | static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; } |
81713d37 | 951 | static inline void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev) {} |
6aec21f6 | 952 | static inline int mlx5_ib_odp_init(void) { return 0; } |
81713d37 AK |
953 | static inline void mlx5_ib_odp_cleanup(void) {} |
954 | static inline void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent) {} | |
955 | static inline void mlx5_odp_populate_klm(struct mlx5_klm *pklm, size_t offset, | |
956 | size_t nentries, struct mlx5_ib_mr *mr, | |
957 | int flags) {} | |
6aec21f6 | 958 | |
8cdd312c HE |
959 | #endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
960 | ||
9967c70a AB |
961 | int mlx5_ib_get_vf_config(struct ib_device *device, int vf, |
962 | u8 port, struct ifla_vf_info *info); | |
963 | int mlx5_ib_set_vf_link_state(struct ib_device *device, int vf, | |
964 | u8 port, int state); | |
965 | int mlx5_ib_get_vf_stats(struct ib_device *device, int vf, | |
966 | u8 port, struct ifla_vf_stats *stats); | |
967 | int mlx5_ib_set_vf_guid(struct ib_device *device, int vf, u8 port, | |
968 | u64 guid, int type); | |
969 | ||
2811ba51 AS |
970 | __be16 mlx5_get_roce_udp_sport(struct mlx5_ib_dev *dev, u8 port_num, |
971 | int index); | |
ed88451e MD |
972 | int mlx5_get_roce_gid_type(struct mlx5_ib_dev *dev, u8 port_num, |
973 | int index, enum ib_gid_type *gid_type); | |
2811ba51 | 974 | |
4a2da0b8 PP |
975 | void mlx5_ib_cleanup_cong_debugfs(struct mlx5_ib_dev *dev); |
976 | int mlx5_ib_init_cong_debugfs(struct mlx5_ib_dev *dev); | |
977 | ||
d16e91da HE |
978 | /* GSI QP helper functions */ |
979 | struct ib_qp *mlx5_ib_gsi_create_qp(struct ib_pd *pd, | |
980 | struct ib_qp_init_attr *init_attr); | |
981 | int mlx5_ib_gsi_destroy_qp(struct ib_qp *qp); | |
982 | int mlx5_ib_gsi_modify_qp(struct ib_qp *qp, struct ib_qp_attr *attr, | |
983 | int attr_mask); | |
984 | int mlx5_ib_gsi_query_qp(struct ib_qp *qp, struct ib_qp_attr *qp_attr, | |
985 | int qp_attr_mask, | |
986 | struct ib_qp_init_attr *qp_init_attr); | |
987 | int mlx5_ib_gsi_post_send(struct ib_qp *qp, struct ib_send_wr *wr, | |
988 | struct ib_send_wr **bad_wr); | |
989 | int mlx5_ib_gsi_post_recv(struct ib_qp *qp, struct ib_recv_wr *wr, | |
990 | struct ib_recv_wr **bad_wr); | |
7722f47e | 991 | void mlx5_ib_gsi_pkey_change(struct mlx5_ib_gsi_qp *gsi); |
d16e91da | 992 | |
25361e02 HE |
993 | int mlx5_ib_generate_wc(struct ib_cq *ibcq, struct ib_wc *wc); |
994 | ||
e126ba97 EC |
995 | static inline void init_query_mad(struct ib_smp *mad) |
996 | { | |
997 | mad->base_version = 1; | |
998 | mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED; | |
999 | mad->class_version = 1; | |
1000 | mad->method = IB_MGMT_METHOD_GET; | |
1001 | } | |
1002 | ||
1003 | static inline u8 convert_access(int acc) | |
1004 | { | |
1005 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC : 0) | | |
1006 | (acc & IB_ACCESS_REMOTE_WRITE ? MLX5_PERM_REMOTE_WRITE : 0) | | |
1007 | (acc & IB_ACCESS_REMOTE_READ ? MLX5_PERM_REMOTE_READ : 0) | | |
1008 | (acc & IB_ACCESS_LOCAL_WRITE ? MLX5_PERM_LOCAL_WRITE : 0) | | |
1009 | MLX5_PERM_LOCAL_READ; | |
1010 | } | |
1011 | ||
b636401f SG |
1012 | static inline int is_qp1(enum ib_qp_type qp_type) |
1013 | { | |
d16e91da | 1014 | return qp_type == MLX5_IB_QPT_HW_GSI; |
b636401f SG |
1015 | } |
1016 | ||
cc149f75 HE |
1017 | #define MLX5_MAX_UMR_SHIFT 16 |
1018 | #define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT) | |
1019 | ||
051f2630 LR |
1020 | static inline u32 check_cq_create_flags(u32 flags) |
1021 | { | |
1022 | /* | |
1023 | * It returns non-zero value for unsupported CQ | |
1024 | * create flags, otherwise it returns zero. | |
1025 | */ | |
34356f64 LR |
1026 | return (flags & ~(IB_CQ_FLAGS_IGNORE_OVERRUN | |
1027 | IB_CQ_FLAGS_TIMESTAMP_COMPLETION)); | |
051f2630 | 1028 | } |
cfb5e088 HA |
1029 | |
1030 | static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx, | |
1031 | u32 *user_index) | |
1032 | { | |
1033 | if (cqe_version) { | |
1034 | if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) || | |
1035 | (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK)) | |
1036 | return -EINVAL; | |
1037 | *user_index = cmd_uidx; | |
1038 | } else { | |
1039 | *user_index = MLX5_IB_DEFAULT_UIDX; | |
1040 | } | |
1041 | ||
1042 | return 0; | |
1043 | } | |
3085e29e LR |
1044 | |
1045 | static inline int get_qp_user_index(struct mlx5_ib_ucontext *ucontext, | |
1046 | struct mlx5_ib_create_qp *ucmd, | |
1047 | int inlen, | |
1048 | u32 *user_index) | |
1049 | { | |
1050 | u8 cqe_version = ucontext->cqe_version; | |
1051 | ||
1052 | if (field_avail(struct mlx5_ib_create_qp, uidx, inlen) && | |
1053 | !cqe_version && (ucmd->uidx == MLX5_IB_DEFAULT_UIDX)) | |
1054 | return 0; | |
1055 | ||
1056 | if (!!(field_avail(struct mlx5_ib_create_qp, uidx, inlen) != | |
1057 | !!cqe_version)) | |
1058 | return -EINVAL; | |
1059 | ||
1060 | return verify_assign_uidx(cqe_version, ucmd->uidx, user_index); | |
1061 | } | |
1062 | ||
1063 | static inline int get_srq_user_index(struct mlx5_ib_ucontext *ucontext, | |
1064 | struct mlx5_ib_create_srq *ucmd, | |
1065 | int inlen, | |
1066 | u32 *user_index) | |
1067 | { | |
1068 | u8 cqe_version = ucontext->cqe_version; | |
1069 | ||
1070 | if (field_avail(struct mlx5_ib_create_srq, uidx, inlen) && | |
1071 | !cqe_version && (ucmd->uidx == MLX5_IB_DEFAULT_UIDX)) | |
1072 | return 0; | |
1073 | ||
1074 | if (!!(field_avail(struct mlx5_ib_create_srq, uidx, inlen) != | |
1075 | !!cqe_version)) | |
1076 | return -EINVAL; | |
1077 | ||
1078 | return verify_assign_uidx(cqe_version, ucmd->uidx, user_index); | |
1079 | } | |
b037c29a EC |
1080 | |
1081 | static inline int get_uars_per_sys_page(struct mlx5_ib_dev *dev, bool lib_support) | |
1082 | { | |
1083 | return lib_support && MLX5_CAP_GEN(dev->mdev, uar_4k) ? | |
1084 | MLX5_UARS_IN_PAGE : 1; | |
1085 | } | |
1086 | ||
1087 | static inline int get_num_uars(struct mlx5_ib_dev *dev, | |
1088 | struct mlx5_bfreg_info *bfregi) | |
1089 | { | |
1090 | return get_uars_per_sys_page(dev, bfregi->lib_uar_4k) * bfregi->num_sys_pages; | |
1091 | } | |
1092 | ||
e126ba97 | 1093 | #endif /* MLX5_IB_H */ |