]>
Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
6cf0a15f | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_IB_H | |
34 | #define MLX5_IB_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/sched.h> | |
38 | #include <rdma/ib_verbs.h> | |
39 | #include <rdma/ib_smi.h> | |
40 | #include <linux/mlx5/driver.h> | |
41 | #include <linux/mlx5/cq.h> | |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/srq.h> | |
44 | #include <linux/types.h> | |
146d2f1a | 45 | #include <linux/mlx5/transobj.h> |
d2370e0a | 46 | #include <rdma/ib_user_verbs.h> |
e126ba97 EC |
47 | |
48 | #define mlx5_ib_dbg(dev, format, arg...) \ | |
49 | pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
50 | __LINE__, current->pid, ##arg) | |
51 | ||
52 | #define mlx5_ib_err(dev, format, arg...) \ | |
53 | pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
54 | __LINE__, current->pid, ##arg) | |
55 | ||
56 | #define mlx5_ib_warn(dev, format, arg...) \ | |
57 | pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
58 | __LINE__, current->pid, ##arg) | |
59 | ||
b368d7cb MB |
60 | #define field_avail(type, fld, sz) (offsetof(type, fld) + \ |
61 | sizeof(((type *)0)->fld) <= (sz)) | |
cfb5e088 HA |
62 | #define MLX5_IB_DEFAULT_UIDX 0xffffff |
63 | #define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index) | |
b368d7cb | 64 | |
e126ba97 EC |
65 | enum { |
66 | MLX5_IB_MMAP_CMD_SHIFT = 8, | |
67 | MLX5_IB_MMAP_CMD_MASK = 0xff, | |
68 | }; | |
69 | ||
70 | enum mlx5_ib_mmap_cmd { | |
71 | MLX5_IB_MMAP_REGULAR_PAGE = 0, | |
d69e3bcf MB |
72 | MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES = 1, |
73 | /* 5 is chosen in order to be compatible with old versions of libmlx5 */ | |
74 | MLX5_IB_MMAP_CORE_CLOCK = 5, | |
e126ba97 EC |
75 | }; |
76 | ||
77 | enum { | |
78 | MLX5_RES_SCAT_DATA32_CQE = 0x1, | |
79 | MLX5_RES_SCAT_DATA64_CQE = 0x2, | |
80 | MLX5_REQ_SCAT_DATA32_CQE = 0x11, | |
81 | MLX5_REQ_SCAT_DATA64_CQE = 0x22, | |
82 | }; | |
83 | ||
84 | enum mlx5_ib_latency_class { | |
85 | MLX5_IB_LATENCY_CLASS_LOW, | |
86 | MLX5_IB_LATENCY_CLASS_MEDIUM, | |
87 | MLX5_IB_LATENCY_CLASS_HIGH, | |
88 | MLX5_IB_LATENCY_CLASS_FAST_PATH | |
89 | }; | |
90 | ||
91 | enum mlx5_ib_mad_ifc_flags { | |
92 | MLX5_MAD_IFC_IGNORE_MKEY = 1, | |
93 | MLX5_MAD_IFC_IGNORE_BKEY = 2, | |
94 | MLX5_MAD_IFC_NET_VIEW = 4, | |
95 | }; | |
96 | ||
051f2630 LR |
97 | enum { |
98 | MLX5_CROSS_CHANNEL_UUAR = 0, | |
99 | }; | |
100 | ||
cfb5e088 HA |
101 | enum { |
102 | MLX5_CQE_VERSION_V0, | |
103 | MLX5_CQE_VERSION_V1, | |
104 | }; | |
105 | ||
e126ba97 EC |
106 | struct mlx5_ib_ucontext { |
107 | struct ib_ucontext ibucontext; | |
108 | struct list_head db_page_list; | |
109 | ||
110 | /* protect doorbell record alloc/free | |
111 | */ | |
112 | struct mutex db_page_mutex; | |
113 | struct mlx5_uuar_info uuari; | |
cfb5e088 | 114 | u8 cqe_version; |
146d2f1a | 115 | /* Transport Domain number */ |
116 | u32 tdn; | |
e126ba97 EC |
117 | }; |
118 | ||
119 | static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext) | |
120 | { | |
121 | return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext); | |
122 | } | |
123 | ||
124 | struct mlx5_ib_pd { | |
125 | struct ib_pd ibpd; | |
126 | u32 pdn; | |
e126ba97 EC |
127 | }; |
128 | ||
038d2ef8 MG |
129 | #define MLX5_IB_FLOW_MCAST_PRIO (MLX5_BY_PASS_NUM_PRIOS - 1) |
130 | #define MLX5_IB_FLOW_LAST_PRIO (MLX5_IB_FLOW_MCAST_PRIO - 1) | |
131 | #if (MLX5_IB_FLOW_LAST_PRIO <= 0) | |
132 | #error "Invalid number of bypass priorities" | |
133 | #endif | |
134 | #define MLX5_IB_FLOW_LEFTOVERS_PRIO (MLX5_IB_FLOW_MCAST_PRIO + 1) | |
135 | ||
136 | #define MLX5_IB_NUM_FLOW_FT (MLX5_IB_FLOW_LEFTOVERS_PRIO + 1) | |
137 | struct mlx5_ib_flow_prio { | |
138 | struct mlx5_flow_table *flow_table; | |
139 | unsigned int refcount; | |
140 | }; | |
141 | ||
142 | struct mlx5_ib_flow_handler { | |
143 | struct list_head list; | |
144 | struct ib_flow ibflow; | |
145 | unsigned int prio; | |
146 | struct mlx5_flow_rule *rule; | |
147 | }; | |
148 | ||
149 | struct mlx5_ib_flow_db { | |
150 | struct mlx5_ib_flow_prio prios[MLX5_IB_NUM_FLOW_FT]; | |
151 | /* Protect flow steering bypass flow tables | |
152 | * when add/del flow rules. | |
153 | * only single add/removal of flow steering rule could be done | |
154 | * simultaneously. | |
155 | */ | |
156 | struct mutex lock; | |
157 | }; | |
158 | ||
e126ba97 EC |
159 | /* Use macros here so that don't have to duplicate |
160 | * enum ib_send_flags and enum ib_qp_type for low-level driver | |
161 | */ | |
162 | ||
163 | #define MLX5_IB_SEND_UMR_UNREG IB_SEND_RESERVED_START | |
968e78dd HE |
164 | #define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 1) |
165 | #define MLX5_IB_SEND_UMR_UPDATE_MTT (IB_SEND_RESERVED_START << 2) | |
56e11d62 NO |
166 | |
167 | #define MLX5_IB_SEND_UMR_UPDATE_TRANSLATION (IB_SEND_RESERVED_START << 3) | |
168 | #define MLX5_IB_SEND_UMR_UPDATE_PD (IB_SEND_RESERVED_START << 4) | |
169 | #define MLX5_IB_SEND_UMR_UPDATE_ACCESS IB_SEND_RESERVED_END | |
170 | ||
e126ba97 | 171 | #define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1 |
d16e91da HE |
172 | /* |
173 | * IB_QPT_GSI creates the software wrapper around GSI, and MLX5_IB_QPT_HW_GSI | |
174 | * creates the actual hardware QP. | |
175 | */ | |
176 | #define MLX5_IB_QPT_HW_GSI IB_QPT_RESERVED2 | |
e126ba97 EC |
177 | #define MLX5_IB_WR_UMR IB_WR_RESERVED1 |
178 | ||
b11a4f9c HE |
179 | /* Private QP creation flags to be passed in ib_qp_init_attr.create_flags. |
180 | * | |
181 | * These flags are intended for internal use by the mlx5_ib driver, and they | |
182 | * rely on the range reserved for that use in the ib_qp_create_flags enum. | |
183 | */ | |
184 | ||
185 | /* Create a UD QP whose source QP number is 1 */ | |
186 | static inline enum ib_qp_create_flags mlx5_ib_create_qp_sqpn_qp1(void) | |
187 | { | |
188 | return IB_QP_CREATE_RESERVED_START; | |
189 | } | |
190 | ||
e126ba97 EC |
191 | struct wr_list { |
192 | u16 opcode; | |
193 | u16 next; | |
194 | }; | |
195 | ||
196 | struct mlx5_ib_wq { | |
197 | u64 *wrid; | |
198 | u32 *wr_data; | |
199 | struct wr_list *w_list; | |
200 | unsigned *wqe_head; | |
201 | u16 unsig_count; | |
202 | ||
203 | /* serialize post to the work queue | |
204 | */ | |
205 | spinlock_t lock; | |
206 | int wqe_cnt; | |
207 | int max_post; | |
208 | int max_gs; | |
209 | int offset; | |
210 | int wqe_shift; | |
211 | unsigned head; | |
212 | unsigned tail; | |
213 | u16 cur_post; | |
214 | u16 last_poll; | |
215 | void *qend; | |
216 | }; | |
217 | ||
218 | enum { | |
219 | MLX5_QP_USER, | |
220 | MLX5_QP_KERNEL, | |
221 | MLX5_QP_EMPTY | |
222 | }; | |
223 | ||
6aec21f6 HE |
224 | /* |
225 | * Connect-IB can trigger up to four concurrent pagefaults | |
226 | * per-QP. | |
227 | */ | |
228 | enum mlx5_ib_pagefault_context { | |
229 | MLX5_IB_PAGEFAULT_RESPONDER_READ, | |
230 | MLX5_IB_PAGEFAULT_REQUESTOR_READ, | |
231 | MLX5_IB_PAGEFAULT_RESPONDER_WRITE, | |
232 | MLX5_IB_PAGEFAULT_REQUESTOR_WRITE, | |
233 | MLX5_IB_PAGEFAULT_CONTEXTS | |
234 | }; | |
235 | ||
236 | static inline enum mlx5_ib_pagefault_context | |
237 | mlx5_ib_get_pagefault_context(struct mlx5_pagefault *pagefault) | |
238 | { | |
239 | return pagefault->flags & (MLX5_PFAULT_REQUESTOR | MLX5_PFAULT_WRITE); | |
240 | } | |
241 | ||
242 | struct mlx5_ib_pfault { | |
243 | struct work_struct work; | |
244 | struct mlx5_pagefault mpfault; | |
245 | }; | |
246 | ||
19098df2 | 247 | struct mlx5_ib_ubuffer { |
248 | struct ib_umem *umem; | |
249 | int buf_size; | |
250 | u64 buf_addr; | |
251 | }; | |
252 | ||
253 | struct mlx5_ib_qp_base { | |
254 | struct mlx5_ib_qp *container_mibqp; | |
255 | struct mlx5_core_qp mqp; | |
256 | struct mlx5_ib_ubuffer ubuffer; | |
257 | }; | |
258 | ||
259 | struct mlx5_ib_qp_trans { | |
260 | struct mlx5_ib_qp_base base; | |
261 | u16 xrcdn; | |
262 | u8 alt_port; | |
263 | u8 atomic_rd_en; | |
264 | u8 resp_depth; | |
265 | }; | |
266 | ||
038d2ef8 | 267 | struct mlx5_ib_rq { |
0fb2ed66 | 268 | struct mlx5_ib_qp_base base; |
269 | struct mlx5_ib_wq *rq; | |
270 | struct mlx5_ib_ubuffer ubuffer; | |
271 | struct mlx5_db *doorbell; | |
038d2ef8 | 272 | u32 tirn; |
0fb2ed66 | 273 | u8 state; |
274 | }; | |
275 | ||
276 | struct mlx5_ib_sq { | |
277 | struct mlx5_ib_qp_base base; | |
278 | struct mlx5_ib_wq *sq; | |
279 | struct mlx5_ib_ubuffer ubuffer; | |
280 | struct mlx5_db *doorbell; | |
281 | u32 tisn; | |
282 | u8 state; | |
038d2ef8 MG |
283 | }; |
284 | ||
285 | struct mlx5_ib_raw_packet_qp { | |
0fb2ed66 | 286 | struct mlx5_ib_sq sq; |
038d2ef8 MG |
287 | struct mlx5_ib_rq rq; |
288 | }; | |
289 | ||
e126ba97 EC |
290 | struct mlx5_ib_qp { |
291 | struct ib_qp ibqp; | |
038d2ef8 | 292 | union { |
0fb2ed66 | 293 | struct mlx5_ib_qp_trans trans_qp; |
294 | struct mlx5_ib_raw_packet_qp raw_packet_qp; | |
038d2ef8 | 295 | }; |
e126ba97 EC |
296 | struct mlx5_buf buf; |
297 | ||
298 | struct mlx5_db db; | |
299 | struct mlx5_ib_wq rq; | |
300 | ||
e126ba97 EC |
301 | u8 sq_signal_bits; |
302 | u8 fm_cache; | |
e126ba97 EC |
303 | struct mlx5_ib_wq sq; |
304 | ||
e126ba97 EC |
305 | /* serialize qp state modifications |
306 | */ | |
307 | struct mutex mutex; | |
e126ba97 EC |
308 | u32 flags; |
309 | u8 port; | |
e126ba97 | 310 | u8 state; |
e126ba97 EC |
311 | int wq_sig; |
312 | int scat_cqe; | |
313 | int max_inline_data; | |
314 | struct mlx5_bf *bf; | |
315 | int has_rq; | |
316 | ||
317 | /* only for user space QPs. For kernel | |
318 | * we have it from the bf object | |
319 | */ | |
320 | int uuarn; | |
321 | ||
322 | int create_type; | |
e1e66cc2 SG |
323 | |
324 | /* Store signature errors */ | |
325 | bool signature_en; | |
6aec21f6 HE |
326 | |
327 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
328 | /* | |
329 | * A flag that is true for QP's that are in a state that doesn't | |
330 | * allow page faults, and shouldn't schedule any more faults. | |
331 | */ | |
332 | int disable_page_faults; | |
333 | /* | |
334 | * The disable_page_faults_lock protects a QP's disable_page_faults | |
335 | * field, allowing for a thread to atomically check whether the QP | |
336 | * allows page faults, and if so schedule a page fault. | |
337 | */ | |
338 | spinlock_t disable_page_faults_lock; | |
339 | struct mlx5_ib_pfault pagefaults[MLX5_IB_PAGEFAULT_CONTEXTS]; | |
340 | #endif | |
e126ba97 EC |
341 | }; |
342 | ||
343 | struct mlx5_ib_cq_buf { | |
344 | struct mlx5_buf buf; | |
345 | struct ib_umem *umem; | |
346 | int cqe_size; | |
bde51583 | 347 | int nent; |
e126ba97 EC |
348 | }; |
349 | ||
350 | enum mlx5_ib_qp_flags { | |
f0313965 ES |
351 | MLX5_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO, |
352 | MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK, | |
353 | MLX5_IB_QP_CROSS_CHANNEL = IB_QP_CREATE_CROSS_CHANNEL, | |
354 | MLX5_IB_QP_MANAGED_SEND = IB_QP_CREATE_MANAGED_SEND, | |
355 | MLX5_IB_QP_MANAGED_RECV = IB_QP_CREATE_MANAGED_RECV, | |
356 | MLX5_IB_QP_SIGNATURE_HANDLING = 1 << 5, | |
b11a4f9c HE |
357 | /* QP uses 1 as its source QP number */ |
358 | MLX5_IB_QP_SQPN_QP1 = 1 << 6, | |
e126ba97 EC |
359 | }; |
360 | ||
968e78dd | 361 | struct mlx5_umr_wr { |
e622f2f4 | 362 | struct ib_send_wr wr; |
968e78dd HE |
363 | union { |
364 | u64 virt_addr; | |
365 | u64 offset; | |
366 | } target; | |
367 | struct ib_pd *pd; | |
368 | unsigned int page_shift; | |
369 | unsigned int npages; | |
370 | u32 length; | |
371 | int access_flags; | |
372 | u32 mkey; | |
373 | }; | |
374 | ||
e622f2f4 CH |
375 | static inline struct mlx5_umr_wr *umr_wr(struct ib_send_wr *wr) |
376 | { | |
377 | return container_of(wr, struct mlx5_umr_wr, wr); | |
378 | } | |
379 | ||
e126ba97 EC |
380 | struct mlx5_shared_mr_info { |
381 | int mr_id; | |
382 | struct ib_umem *umem; | |
383 | }; | |
384 | ||
385 | struct mlx5_ib_cq { | |
386 | struct ib_cq ibcq; | |
387 | struct mlx5_core_cq mcq; | |
388 | struct mlx5_ib_cq_buf buf; | |
389 | struct mlx5_db db; | |
390 | ||
391 | /* serialize access to the CQ | |
392 | */ | |
393 | spinlock_t lock; | |
394 | ||
395 | /* protect resize cq | |
396 | */ | |
397 | struct mutex resize_mutex; | |
bde51583 | 398 | struct mlx5_ib_cq_buf *resize_buf; |
e126ba97 EC |
399 | struct ib_umem *resize_umem; |
400 | int cqe_size; | |
051f2630 | 401 | u32 create_flags; |
25361e02 HE |
402 | struct list_head wc_list; |
403 | enum ib_cq_notify_flags notify_flags; | |
404 | struct work_struct notify_work; | |
405 | }; | |
406 | ||
407 | struct mlx5_ib_wc { | |
408 | struct ib_wc wc; | |
409 | struct list_head list; | |
e126ba97 EC |
410 | }; |
411 | ||
412 | struct mlx5_ib_srq { | |
413 | struct ib_srq ibsrq; | |
414 | struct mlx5_core_srq msrq; | |
415 | struct mlx5_buf buf; | |
416 | struct mlx5_db db; | |
417 | u64 *wrid; | |
418 | /* protect SRQ hanlding | |
419 | */ | |
420 | spinlock_t lock; | |
421 | int head; | |
422 | int tail; | |
423 | u16 wqe_ctr; | |
424 | struct ib_umem *umem; | |
425 | /* serialize arming a SRQ | |
426 | */ | |
427 | struct mutex mutex; | |
428 | int wq_sig; | |
429 | }; | |
430 | ||
431 | struct mlx5_ib_xrcd { | |
432 | struct ib_xrcd ibxrcd; | |
433 | u32 xrcdn; | |
434 | }; | |
435 | ||
cc149f75 HE |
436 | enum mlx5_ib_mtt_access_flags { |
437 | MLX5_IB_MTT_READ = (1 << 0), | |
438 | MLX5_IB_MTT_WRITE = (1 << 1), | |
439 | }; | |
440 | ||
441 | #define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE) | |
442 | ||
e126ba97 EC |
443 | struct mlx5_ib_mr { |
444 | struct ib_mr ibmr; | |
8a187ee5 SG |
445 | void *descs; |
446 | dma_addr_t desc_map; | |
447 | int ndescs; | |
448 | int max_descs; | |
449 | int desc_size; | |
a606b0f6 | 450 | struct mlx5_core_mkey mmkey; |
e126ba97 EC |
451 | struct ib_umem *umem; |
452 | struct mlx5_shared_mr_info *smr_info; | |
453 | struct list_head list; | |
454 | int order; | |
455 | int umred; | |
e126ba97 | 456 | int npages; |
746b5583 EC |
457 | struct mlx5_ib_dev *dev; |
458 | struct mlx5_create_mkey_mbox_out out; | |
3121e3c4 | 459 | struct mlx5_core_sig_ctx *sig; |
b4cfe447 | 460 | int live; |
8a187ee5 | 461 | void *descs_alloc; |
56e11d62 | 462 | int access_flags; /* Needed for rereg MR */ |
e126ba97 EC |
463 | }; |
464 | ||
d2370e0a MB |
465 | struct mlx5_ib_mw { |
466 | struct ib_mw ibmw; | |
467 | struct mlx5_core_mkey mmkey; | |
468 | }; | |
469 | ||
a74d2416 | 470 | struct mlx5_ib_umr_context { |
add08d76 | 471 | struct ib_cqe cqe; |
a74d2416 SR |
472 | enum ib_wc_status status; |
473 | struct completion done; | |
474 | }; | |
475 | ||
e126ba97 EC |
476 | struct umr_common { |
477 | struct ib_pd *pd; | |
478 | struct ib_cq *cq; | |
479 | struct ib_qp *qp; | |
e126ba97 EC |
480 | /* control access to UMR QP |
481 | */ | |
482 | struct semaphore sem; | |
483 | }; | |
484 | ||
485 | enum { | |
486 | MLX5_FMR_INVALID, | |
487 | MLX5_FMR_VALID, | |
488 | MLX5_FMR_BUSY, | |
489 | }; | |
490 | ||
e126ba97 EC |
491 | struct mlx5_cache_ent { |
492 | struct list_head head; | |
493 | /* sync access to the cahce entry | |
494 | */ | |
495 | spinlock_t lock; | |
496 | ||
497 | ||
498 | struct dentry *dir; | |
499 | char name[4]; | |
500 | u32 order; | |
501 | u32 size; | |
502 | u32 cur; | |
503 | u32 miss; | |
504 | u32 limit; | |
505 | ||
506 | struct dentry *fsize; | |
507 | struct dentry *fcur; | |
508 | struct dentry *fmiss; | |
509 | struct dentry *flimit; | |
510 | ||
511 | struct mlx5_ib_dev *dev; | |
512 | struct work_struct work; | |
513 | struct delayed_work dwork; | |
746b5583 | 514 | int pending; |
e126ba97 EC |
515 | }; |
516 | ||
517 | struct mlx5_mr_cache { | |
518 | struct workqueue_struct *wq; | |
519 | struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES]; | |
520 | int stopped; | |
521 | struct dentry *root; | |
522 | unsigned long last_add; | |
523 | }; | |
524 | ||
d16e91da HE |
525 | struct mlx5_ib_gsi_qp; |
526 | ||
527 | struct mlx5_ib_port_resources { | |
7722f47e | 528 | struct mlx5_ib_resources *devr; |
d16e91da | 529 | struct mlx5_ib_gsi_qp *gsi; |
7722f47e | 530 | struct work_struct pkey_change_work; |
d16e91da HE |
531 | }; |
532 | ||
e126ba97 EC |
533 | struct mlx5_ib_resources { |
534 | struct ib_cq *c0; | |
535 | struct ib_xrcd *x0; | |
536 | struct ib_xrcd *x1; | |
537 | struct ib_pd *p0; | |
538 | struct ib_srq *s0; | |
4aa17b28 | 539 | struct ib_srq *s1; |
d16e91da HE |
540 | struct mlx5_ib_port_resources ports[2]; |
541 | /* Protects changes to the port resources */ | |
542 | struct mutex mutex; | |
e126ba97 EC |
543 | }; |
544 | ||
fc24fc5e AS |
545 | struct mlx5_roce { |
546 | /* Protect mlx5_ib_get_netdev from invoking dev_hold() with a NULL | |
547 | * netdev pointer | |
548 | */ | |
549 | rwlock_t netdev_lock; | |
550 | struct net_device *netdev; | |
551 | struct notifier_block nb; | |
552 | }; | |
553 | ||
e126ba97 EC |
554 | struct mlx5_ib_dev { |
555 | struct ib_device ib_dev; | |
9603b61d | 556 | struct mlx5_core_dev *mdev; |
fc24fc5e | 557 | struct mlx5_roce roce; |
e126ba97 | 558 | MLX5_DECLARE_DOORBELL_LOCK(uar_lock); |
e126ba97 | 559 | int num_ports; |
e126ba97 EC |
560 | /* serialize update of capability mask |
561 | */ | |
562 | struct mutex cap_mask_mutex; | |
563 | bool ib_active; | |
564 | struct umr_common umrc; | |
565 | /* sync used page count stats | |
566 | */ | |
e126ba97 EC |
567 | struct mlx5_ib_resources devr; |
568 | struct mlx5_mr_cache cache; | |
746b5583 EC |
569 | struct timer_list delay_timer; |
570 | int fill_delay; | |
8cdd312c HE |
571 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
572 | struct ib_odp_caps odp_caps; | |
6aec21f6 HE |
573 | /* |
574 | * Sleepable RCU that prevents destruction of MRs while they are still | |
575 | * being used by a page fault handler. | |
576 | */ | |
577 | struct srcu_struct mr_srcu; | |
8cdd312c | 578 | #endif |
038d2ef8 | 579 | struct mlx5_ib_flow_db flow_db; |
e126ba97 EC |
580 | }; |
581 | ||
582 | static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq) | |
583 | { | |
584 | return container_of(mcq, struct mlx5_ib_cq, mcq); | |
585 | } | |
586 | ||
587 | static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd) | |
588 | { | |
589 | return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd); | |
590 | } | |
591 | ||
592 | static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev) | |
593 | { | |
594 | return container_of(ibdev, struct mlx5_ib_dev, ib_dev); | |
595 | } | |
596 | ||
e126ba97 EC |
597 | static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq) |
598 | { | |
599 | return container_of(ibcq, struct mlx5_ib_cq, ibcq); | |
600 | } | |
601 | ||
602 | static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp) | |
603 | { | |
19098df2 | 604 | return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp; |
e126ba97 EC |
605 | } |
606 | ||
a606b0f6 | 607 | static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mkey *mmkey) |
d5436ba0 | 608 | { |
a606b0f6 | 609 | return container_of(mmkey, struct mlx5_ib_mr, mmkey); |
d5436ba0 SG |
610 | } |
611 | ||
e126ba97 EC |
612 | static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd) |
613 | { | |
614 | return container_of(ibpd, struct mlx5_ib_pd, ibpd); | |
615 | } | |
616 | ||
617 | static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq) | |
618 | { | |
619 | return container_of(ibsrq, struct mlx5_ib_srq, ibsrq); | |
620 | } | |
621 | ||
622 | static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp) | |
623 | { | |
624 | return container_of(ibqp, struct mlx5_ib_qp, ibqp); | |
625 | } | |
626 | ||
627 | static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq) | |
628 | { | |
629 | return container_of(msrq, struct mlx5_ib_srq, msrq); | |
630 | } | |
631 | ||
632 | static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr) | |
633 | { | |
634 | return container_of(ibmr, struct mlx5_ib_mr, ibmr); | |
635 | } | |
636 | ||
d2370e0a MB |
637 | static inline struct mlx5_ib_mw *to_mmw(struct ib_mw *ibmw) |
638 | { | |
639 | return container_of(ibmw, struct mlx5_ib_mw, ibmw); | |
640 | } | |
641 | ||
e126ba97 EC |
642 | struct mlx5_ib_ah { |
643 | struct ib_ah ibah; | |
644 | struct mlx5_av av; | |
645 | }; | |
646 | ||
647 | static inline struct mlx5_ib_ah *to_mah(struct ib_ah *ibah) | |
648 | { | |
649 | return container_of(ibah, struct mlx5_ib_ah, ibah); | |
650 | } | |
651 | ||
e126ba97 EC |
652 | int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt, |
653 | struct mlx5_db *db); | |
654 | void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db); | |
655 | void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
656 | void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
657 | void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index); | |
658 | int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey, | |
a97e2d86 IW |
659 | u8 port, const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
660 | const void *in_mad, void *response_mad); | |
e126ba97 EC |
661 | struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr); |
662 | int mlx5_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr); | |
663 | int mlx5_ib_destroy_ah(struct ib_ah *ah); | |
664 | struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd, | |
665 | struct ib_srq_init_attr *init_attr, | |
666 | struct ib_udata *udata); | |
667 | int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr, | |
668 | enum ib_srq_attr_mask attr_mask, struct ib_udata *udata); | |
669 | int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr); | |
670 | int mlx5_ib_destroy_srq(struct ib_srq *srq); | |
671 | int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr, | |
672 | struct ib_recv_wr **bad_wr); | |
673 | struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd, | |
674 | struct ib_qp_init_attr *init_attr, | |
675 | struct ib_udata *udata); | |
676 | int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, | |
677 | int attr_mask, struct ib_udata *udata); | |
678 | int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
679 | struct ib_qp_init_attr *qp_init_attr); | |
680 | int mlx5_ib_destroy_qp(struct ib_qp *qp); | |
681 | int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, | |
682 | struct ib_send_wr **bad_wr); | |
683 | int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
684 | struct ib_recv_wr **bad_wr); | |
685 | void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n); | |
c1395a2a | 686 | int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index, |
19098df2 | 687 | void *buffer, u32 length, |
688 | struct mlx5_ib_qp_base *base); | |
bcf4c1ea MB |
689 | struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev, |
690 | const struct ib_cq_init_attr *attr, | |
691 | struct ib_ucontext *context, | |
e126ba97 EC |
692 | struct ib_udata *udata); |
693 | int mlx5_ib_destroy_cq(struct ib_cq *cq); | |
694 | int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc); | |
695 | int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags); | |
696 | int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period); | |
697 | int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata); | |
698 | struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc); | |
699 | struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length, | |
700 | u64 virt_addr, int access_flags, | |
701 | struct ib_udata *udata); | |
d2370e0a MB |
702 | struct ib_mw *mlx5_ib_alloc_mw(struct ib_pd *pd, enum ib_mw_type type, |
703 | struct ib_udata *udata); | |
704 | int mlx5_ib_dealloc_mw(struct ib_mw *mw); | |
832a6b06 HE |
705 | int mlx5_ib_update_mtt(struct mlx5_ib_mr *mr, u64 start_page_index, |
706 | int npages, int zap); | |
56e11d62 NO |
707 | int mlx5_ib_rereg_user_mr(struct ib_mr *ib_mr, int flags, u64 start, |
708 | u64 length, u64 virt_addr, int access_flags, | |
709 | struct ib_pd *pd, struct ib_udata *udata); | |
e126ba97 | 710 | int mlx5_ib_dereg_mr(struct ib_mr *ibmr); |
9bee178b SG |
711 | struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd, |
712 | enum ib_mr_type mr_type, | |
713 | u32 max_num_sg); | |
8a187ee5 SG |
714 | int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, |
715 | struct scatterlist *sg, | |
716 | int sg_nents); | |
e126ba97 | 717 | int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num, |
a97e2d86 | 718 | const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
4cd7c947 IW |
719 | const struct ib_mad_hdr *in, size_t in_mad_size, |
720 | struct ib_mad_hdr *out, size_t *out_mad_size, | |
721 | u16 *out_mad_pkey_index); | |
e126ba97 EC |
722 | struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev, |
723 | struct ib_ucontext *context, | |
724 | struct ib_udata *udata); | |
725 | int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd); | |
e126ba97 EC |
726 | int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset); |
727 | int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port); | |
1b5daf11 MD |
728 | int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev, |
729 | struct ib_smp *out_mad); | |
730 | int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev, | |
731 | __be64 *sys_image_guid); | |
732 | int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev, | |
733 | u16 *max_pkeys); | |
734 | int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev, | |
735 | u32 *vendor_id); | |
736 | int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc); | |
737 | int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid); | |
738 | int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u8 port, u16 index, | |
739 | u16 *pkey); | |
740 | int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u8 port, int index, | |
741 | union ib_gid *gid); | |
742 | int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u8 port, | |
743 | struct ib_port_attr *props); | |
e126ba97 EC |
744 | int mlx5_ib_query_port(struct ib_device *ibdev, u8 port, |
745 | struct ib_port_attr *props); | |
746 | int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev); | |
747 | void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev); | |
748 | void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift, | |
749 | int *ncont, int *order); | |
832a6b06 HE |
750 | void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
751 | int page_shift, size_t offset, size_t num_pages, | |
752 | __be64 *pas, int access_flags); | |
e126ba97 | 753 | void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
cc149f75 | 754 | int page_shift, __be64 *pas, int access_flags); |
e126ba97 EC |
755 | void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num); |
756 | int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq); | |
757 | int mlx5_mr_cache_init(struct mlx5_ib_dev *dev); | |
758 | int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev); | |
759 | int mlx5_mr_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift); | |
d5436ba0 SG |
760 | int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask, |
761 | struct ib_mr_status *mr_status); | |
e126ba97 | 762 | |
8cdd312c | 763 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
6aec21f6 HE |
764 | extern struct workqueue_struct *mlx5_ib_page_fault_wq; |
765 | ||
938fe83c | 766 | void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev); |
6aec21f6 HE |
767 | void mlx5_ib_mr_pfault_handler(struct mlx5_ib_qp *qp, |
768 | struct mlx5_ib_pfault *pfault); | |
769 | void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp); | |
770 | int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev); | |
771 | void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev); | |
772 | int __init mlx5_ib_odp_init(void); | |
773 | void mlx5_ib_odp_cleanup(void); | |
774 | void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp); | |
775 | void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp); | |
b4cfe447 HE |
776 | void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start, |
777 | unsigned long end); | |
6aec21f6 HE |
778 | |
779 | #else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ | |
938fe83c | 780 | static inline void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev) |
8cdd312c | 781 | { |
938fe83c | 782 | return; |
8cdd312c | 783 | } |
6aec21f6 HE |
784 | |
785 | static inline void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp) {} | |
786 | static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; } | |
787 | static inline void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev) {} | |
788 | static inline int mlx5_ib_odp_init(void) { return 0; } | |
789 | static inline void mlx5_ib_odp_cleanup(void) {} | |
790 | static inline void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp) {} | |
791 | static inline void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp) {} | |
792 | ||
8cdd312c HE |
793 | #endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
794 | ||
2811ba51 AS |
795 | __be16 mlx5_get_roce_udp_sport(struct mlx5_ib_dev *dev, u8 port_num, |
796 | int index); | |
797 | ||
d16e91da HE |
798 | /* GSI QP helper functions */ |
799 | struct ib_qp *mlx5_ib_gsi_create_qp(struct ib_pd *pd, | |
800 | struct ib_qp_init_attr *init_attr); | |
801 | int mlx5_ib_gsi_destroy_qp(struct ib_qp *qp); | |
802 | int mlx5_ib_gsi_modify_qp(struct ib_qp *qp, struct ib_qp_attr *attr, | |
803 | int attr_mask); | |
804 | int mlx5_ib_gsi_query_qp(struct ib_qp *qp, struct ib_qp_attr *qp_attr, | |
805 | int qp_attr_mask, | |
806 | struct ib_qp_init_attr *qp_init_attr); | |
807 | int mlx5_ib_gsi_post_send(struct ib_qp *qp, struct ib_send_wr *wr, | |
808 | struct ib_send_wr **bad_wr); | |
809 | int mlx5_ib_gsi_post_recv(struct ib_qp *qp, struct ib_recv_wr *wr, | |
810 | struct ib_recv_wr **bad_wr); | |
7722f47e | 811 | void mlx5_ib_gsi_pkey_change(struct mlx5_ib_gsi_qp *gsi); |
d16e91da | 812 | |
25361e02 HE |
813 | int mlx5_ib_generate_wc(struct ib_cq *ibcq, struct ib_wc *wc); |
814 | ||
e126ba97 EC |
815 | static inline void init_query_mad(struct ib_smp *mad) |
816 | { | |
817 | mad->base_version = 1; | |
818 | mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED; | |
819 | mad->class_version = 1; | |
820 | mad->method = IB_MGMT_METHOD_GET; | |
821 | } | |
822 | ||
823 | static inline u8 convert_access(int acc) | |
824 | { | |
825 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC : 0) | | |
826 | (acc & IB_ACCESS_REMOTE_WRITE ? MLX5_PERM_REMOTE_WRITE : 0) | | |
827 | (acc & IB_ACCESS_REMOTE_READ ? MLX5_PERM_REMOTE_READ : 0) | | |
828 | (acc & IB_ACCESS_LOCAL_WRITE ? MLX5_PERM_LOCAL_WRITE : 0) | | |
829 | MLX5_PERM_LOCAL_READ; | |
830 | } | |
831 | ||
b636401f SG |
832 | static inline int is_qp1(enum ib_qp_type qp_type) |
833 | { | |
d16e91da | 834 | return qp_type == MLX5_IB_QPT_HW_GSI; |
b636401f SG |
835 | } |
836 | ||
cc149f75 HE |
837 | #define MLX5_MAX_UMR_SHIFT 16 |
838 | #define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT) | |
839 | ||
051f2630 LR |
840 | static inline u32 check_cq_create_flags(u32 flags) |
841 | { | |
842 | /* | |
843 | * It returns non-zero value for unsupported CQ | |
844 | * create flags, otherwise it returns zero. | |
845 | */ | |
34356f64 LR |
846 | return (flags & ~(IB_CQ_FLAGS_IGNORE_OVERRUN | |
847 | IB_CQ_FLAGS_TIMESTAMP_COMPLETION)); | |
051f2630 | 848 | } |
cfb5e088 HA |
849 | |
850 | static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx, | |
851 | u32 *user_index) | |
852 | { | |
853 | if (cqe_version) { | |
854 | if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) || | |
855 | (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK)) | |
856 | return -EINVAL; | |
857 | *user_index = cmd_uidx; | |
858 | } else { | |
859 | *user_index = MLX5_IB_DEFAULT_UIDX; | |
860 | } | |
861 | ||
862 | return 0; | |
863 | } | |
e126ba97 | 864 | #endif /* MLX5_IB_H */ |