]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/infiniband/hw/mthca/mthca_main.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] PCI: Move PCI fixup data into r/o section
[mirror_ubuntu-zesty-kernel.git] / drivers / infiniband / hw / mthca / mthca_main.c
CommitLineData
1da177e4
LT		 1/*
2 * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
cd4e8fb4 3 * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
2a1d9b7f 4 * Copyright (c) 2005 Mellanox Technologies. All rights reserved.
1da177e4
LT		 5 *
6 * This software is available to you under a choice of one of two
7 * licenses. You may choose to be licensed under the terms of the GNU
8 * General Public License (GPL) Version 2, available from the file
9 * COPYING in the main directory of this source tree, or the
10 * OpenIB.org BSD license below:
11 *
12 * Redistribution and use in source and binary forms, with or
13 * without modification, are permitted provided that the following
14 * conditions are met:
15 *
16 * - Redistributions of source code must retain the above
17 * copyright notice, this list of conditions and the following
18 * disclaimer.
19 *
20 * - Redistributions in binary form must reproduce the above
21 * copyright notice, this list of conditions and the following
22 * disclaimer in the documentation and/or other materials
23 * provided with the distribution.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
28 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
29 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
30 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
31 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
32 * SOFTWARE.
33 *
34 * $Id: mthca_main.c 1396 2004-12-28 04:10:27Z roland $
35 */
36
37#include <linux/config.h>
1da177e4
LT		 38#include <linux/module.h>
39#include <linux/init.h>
40#include <linux/errno.h>
41#include <linux/pci.h>
42#include <linux/interrupt.h>
43
44#include "mthca_dev.h"
45#include "mthca_config_reg.h"
46#include "mthca_cmd.h"
47#include "mthca_profile.h"
48#include "mthca_memfree.h"
49
50MODULE_AUTHOR("Roland Dreier");
51MODULE_DESCRIPTION("Mellanox InfiniBand HCA low-level driver");
52MODULE_LICENSE("Dual BSD/GPL");
53MODULE_VERSION(DRV_VERSION);
54
55#ifdef CONFIG_PCI_MSI
56
57static int msi_x = 0;
58module_param(msi_x, int, 0444);
59MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero");
60
61static int msi = 0;
62module_param(msi, int, 0444);
63MODULE_PARM_DESC(msi, "attempt to use MSI if nonzero");
64
65#else /* CONFIG_PCI_MSI */
66
67#define msi_x (0)
68#define msi (0)
69
70#endif /* CONFIG_PCI_MSI */
71
72static const char mthca_version[] __devinitdata =
177214af 73 DRV_NAME ": Mellanox InfiniBand HCA driver v"
1da177e4
LT		 74 DRV_VERSION " (" DRV_RELDATE ")\n";
75
76static struct mthca_profile default_profile = {
e0f5fdca
MT		 77 .num_qp = 1 << 16,
78 .rdb_per_qp = 4,
79 .num_cq = 1 << 16,
80 .num_mcg = 1 << 13,
81 .num_mpt = 1 << 17,
82 .num_mtt = 1 << 20,
83 .num_udav = 1 << 15, /* Tavor only */
84 .fmr_reserved_mtts = 1 << 18, /* Tavor only */
85 .uarc_size = 1 << 18, /* Arbel only */
1da177e4
LT		 86};
87
88static int __devinit mthca_tune_pci(struct mthca_dev *mdev)
89{
90 int cap;
91 u16 val;
92
93 /* First try to max out Read Byte Count */
94 cap = pci_find_capability(mdev->pdev, PCI_CAP_ID_PCIX);
95 if (cap) {
96 if (pci_read_config_word(mdev->pdev, cap + PCI_X_CMD, &val)) {
97 mthca_err(mdev, "Couldn't read PCI-X command register, "
98 "aborting.\n");
99 return -ENODEV;
100 }
101 val = (val & ~PCI_X_CMD_MAX_READ) | (3 << 2);
102 if (pci_write_config_word(mdev->pdev, cap + PCI_X_CMD, val)) {
103 mthca_err(mdev, "Couldn't write PCI-X command register, "
104 "aborting.\n");
105 return -ENODEV;
106 }
68a3c212 107 } else if (!(mdev->mthca_flags & MTHCA_FLAG_PCIE))
1da177e4
LT		 108 mthca_info(mdev, "No PCI-X capability, not setting RBC.\n");
109
110 cap = pci_find_capability(mdev->pdev, PCI_CAP_ID_EXP);
111 if (cap) {
112 if (pci_read_config_word(mdev->pdev, cap + PCI_EXP_DEVCTL, &val)) {
113 mthca_err(mdev, "Couldn't read PCI Express device control "
114 "register, aborting.\n");
115 return -ENODEV;
116 }
117 val = (val & ~PCI_EXP_DEVCTL_READRQ) | (5 << 12);
118 if (pci_write_config_word(mdev->pdev, cap + PCI_EXP_DEVCTL, val)) {
119 mthca_err(mdev, "Couldn't write PCI Express device control "
120 "register, aborting.\n");
121 return -ENODEV;
122 }
68a3c212 123 } else if (mdev->mthca_flags & MTHCA_FLAG_PCIE)
1da177e4
LT		 124 mthca_info(mdev, "No PCI Express capability, "
125 "not setting Max Read Request Size.\n");
126
127 return 0;
128}
129
130static int __devinit mthca_dev_lim(struct mthca_dev *mdev, struct mthca_dev_lim *dev_lim)
131{
132 int err;
133 u8 status;
134
135 err = mthca_QUERY_DEV_LIM(mdev, dev_lim, &status);
136 if (err) {
137 mthca_err(mdev, "QUERY_DEV_LIM command failed, aborting.\n");
138 return err;
139 }
140 if (status) {
141 mthca_err(mdev, "QUERY_DEV_LIM returned status 0x%02x, "
142 "aborting.\n", status);
143 return -EINVAL;
144 }
145 if (dev_lim->min_page_sz > PAGE_SIZE) {
146 mthca_err(mdev, "HCA minimum page size of %d bigger than "
147 "kernel PAGE_SIZE of %ld, aborting.\n",
148 dev_lim->min_page_sz, PAGE_SIZE);
149 return -ENODEV;
150 }
151 if (dev_lim->num_ports > MTHCA_MAX_PORTS) {
152 mthca_err(mdev, "HCA has %d ports, but we only support %d, "
153 "aborting.\n",
154 dev_lim->num_ports, MTHCA_MAX_PORTS);
155 return -ENODEV;
156 }
157
158 mdev->limits.num_ports = dev_lim->num_ports;
159 mdev->limits.vl_cap = dev_lim->max_vl;
160 mdev->limits.mtu_cap = dev_lim->max_mtu;
161 mdev->limits.gid_table_len = dev_lim->max_gids;
162 mdev->limits.pkey_table_len = dev_lim->max_pkeys;
163 mdev->limits.local_ca_ack_delay = dev_lim->local_ca_ack_delay;
164 mdev->limits.max_sg = dev_lim->max_sg;
165 mdev->limits.reserved_qps = dev_lim->reserved_qps;
166 mdev->limits.reserved_srqs = dev_lim->reserved_srqs;
167 mdev->limits.reserved_eecs = dev_lim->reserved_eecs;
168 mdev->limits.reserved_cqs = dev_lim->reserved_cqs;
169 mdev->limits.reserved_eqs = dev_lim->reserved_eqs;
170 mdev->limits.reserved_mtts = dev_lim->reserved_mtts;
171 mdev->limits.reserved_mrws = dev_lim->reserved_mrws;
172 mdev->limits.reserved_uars = dev_lim->reserved_uars;
173 mdev->limits.reserved_pds = dev_lim->reserved_pds;
da6561c2 174 mdev->limits.port_width_cap = dev_lim->max_port_width;
1da177e4
LT		 175
176 /* IB_DEVICE_RESIZE_MAX_WR not supported by driver.
177 May be doable since hardware supports it for SRQ.
178
179 IB_DEVICE_N_NOTIFY_CQ is supported by hardware but not by driver.
180
181 IB_DEVICE_SRQ_RESIZE is supported by hardware but SRQ is not
182 supported by driver. */
183 mdev->device_cap_flags = IB_DEVICE_CHANGE_PHY_PORT |
184 IB_DEVICE_PORT_ACTIVE_EVENT |
185 IB_DEVICE_SYS_IMAGE_GUID |
186 IB_DEVICE_RC_RNR_NAK_GEN;
187
188 if (dev_lim->flags & DEV_LIM_FLAG_BAD_PKEY_CNTR)
189 mdev->device_cap_flags |= IB_DEVICE_BAD_PKEY_CNTR;
190
191 if (dev_lim->flags & DEV_LIM_FLAG_BAD_QKEY_CNTR)
192 mdev->device_cap_flags |= IB_DEVICE_BAD_QKEY_CNTR;
193
194 if (dev_lim->flags & DEV_LIM_FLAG_RAW_MULTI)
195 mdev->device_cap_flags |= IB_DEVICE_RAW_MULTI;
196
197 if (dev_lim->flags & DEV_LIM_FLAG_AUTO_PATH_MIG)
198 mdev->device_cap_flags |= IB_DEVICE_AUTO_PATH_MIG;
199
200 if (dev_lim->flags & DEV_LIM_FLAG_UD_AV_PORT_ENFORCE)
201 mdev->device_cap_flags |= IB_DEVICE_UD_AV_PORT_ENFORCE;
202
203 if (dev_lim->flags & DEV_LIM_FLAG_SRQ)
204 mdev->mthca_flags |= MTHCA_FLAG_SRQ;
205
206 return 0;
207}
208
209static int __devinit mthca_init_tavor(struct mthca_dev *mdev)
210{
211 u8 status;
212 int err;
213 struct mthca_dev_lim dev_lim;
214 struct mthca_profile profile;
215 struct mthca_init_hca_param init_hca;
1da177e4
LT		 216
217 err = mthca_SYS_EN(mdev, &status);
218 if (err) {
219 mthca_err(mdev, "SYS_EN command failed, aborting.\n");
220 return err;
221 }
222 if (status) {
223 mthca_err(mdev, "SYS_EN returned status 0x%02x, "
224 "aborting.\n", status);
225 return -EINVAL;
226 }
227
228 err = mthca_QUERY_FW(mdev, &status);
229 if (err) {
230 mthca_err(mdev, "QUERY_FW command failed, aborting.\n");
231 goto err_disable;
232 }
233 if (status) {
234 mthca_err(mdev, "QUERY_FW returned status 0x%02x, "
235 "aborting.\n", status);
236 err = -EINVAL;
237 goto err_disable;
238 }
239 err = mthca_QUERY_DDR(mdev, &status);
240 if (err) {
241 mthca_err(mdev, "QUERY_DDR command failed, aborting.\n");
242 goto err_disable;
243 }
244 if (status) {
245 mthca_err(mdev, "QUERY_DDR returned status 0x%02x, "
246 "aborting.\n", status);
247 err = -EINVAL;
248 goto err_disable;
249 }
250
251 err = mthca_dev_lim(mdev, &dev_lim);
252
253 profile = default_profile;
254 profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
255 profile.uarc_size = 0;
ec34a922
RD		 256 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
257 profile.num_srq = dev_lim.max_srqs;
1da177e4
LT		 258
259 err = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
260 if (err < 0)
261 goto err_disable;
262
263 err = mthca_INIT_HCA(mdev, &init_hca, &status);
264 if (err) {
265 mthca_err(mdev, "INIT_HCA command failed, aborting.\n");
266 goto err_disable;
267 }
268 if (status) {
269 mthca_err(mdev, "INIT_HCA returned status 0x%02x, "
270 "aborting.\n", status);
271 err = -EINVAL;
272 goto err_disable;
273 }
274
1da177e4
LT		 275 return 0;
276
1da177e4
LT		 277err_disable:
278 mthca_SYS_DIS(mdev, &status);
279
280 return err;
281}
282
283static int __devinit mthca_load_fw(struct mthca_dev *mdev)
284{
285 u8 status;
286 int err;
287
288 /* FIXME: use HCA-attached memory for FW if present */
289
290 mdev->fw.arbel.fw_icm =
291 mthca_alloc_icm(mdev, mdev->fw.arbel.fw_pages,
292 GFP_HIGHUSER | __GFP_NOWARN);
293 if (!mdev->fw.arbel.fw_icm) {
294 mthca_err(mdev, "Couldn't allocate FW area, aborting.\n");
295 return -ENOMEM;
296 }
297
298 err = mthca_MAP_FA(mdev, mdev->fw.arbel.fw_icm, &status);
299 if (err) {
300 mthca_err(mdev, "MAP_FA command failed, aborting.\n");
301 goto err_free;
302 }
303 if (status) {
304 mthca_err(mdev, "MAP_FA returned status 0x%02x, aborting.\n", status);
305 err = -EINVAL;
306 goto err_free;
307 }
308 err = mthca_RUN_FW(mdev, &status);
309 if (err) {
310 mthca_err(mdev, "RUN_FW command failed, aborting.\n");
311 goto err_unmap_fa;
312 }
313 if (status) {
314 mthca_err(mdev, "RUN_FW returned status 0x%02x, aborting.\n", status);
315 err = -EINVAL;
316 goto err_unmap_fa;
317 }
318
319 return 0;
320
321err_unmap_fa:
322 mthca_UNMAP_FA(mdev, &status);
323
324err_free:
325 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm);
326 return err;
327}
328
329static int __devinit mthca_init_icm(struct mthca_dev *mdev,
330 struct mthca_dev_lim *dev_lim,
331 struct mthca_init_hca_param *init_hca,
332 u64 icm_size)
333{
334 u64 aux_pages;
335 u8 status;
336 int err;
337
338 err = mthca_SET_ICM_SIZE(mdev, icm_size, &aux_pages, &status);
339 if (err) {
340 mthca_err(mdev, "SET_ICM_SIZE command failed, aborting.\n");
341 return err;
342 }
343 if (status) {
344 mthca_err(mdev, "SET_ICM_SIZE returned status 0x%02x, "
345 "aborting.\n", status);
346 return -EINVAL;
347 }
348
349 mthca_dbg(mdev, "%lld KB of HCA context requires %lld KB aux memory.\n",
350 (unsigned long long) icm_size >> 10,
351 (unsigned long long) aux_pages << 2);
352
353 mdev->fw.arbel.aux_icm = mthca_alloc_icm(mdev, aux_pages,
354 GFP_HIGHUSER | __GFP_NOWARN);
355 if (!mdev->fw.arbel.aux_icm) {
356 mthca_err(mdev, "Couldn't allocate aux memory, aborting.\n");
357 return -ENOMEM;
358 }
359
360 err = mthca_MAP_ICM_AUX(mdev, mdev->fw.arbel.aux_icm, &status);
361 if (err) {
362 mthca_err(mdev, "MAP_ICM_AUX command failed, aborting.\n");
363 goto err_free_aux;
364 }
365 if (status) {
366 mthca_err(mdev, "MAP_ICM_AUX returned status 0x%02x, aborting.\n", status);
367 err = -EINVAL;
368 goto err_free_aux;
369 }
370
371 err = mthca_map_eq_icm(mdev, init_hca->eqc_base);
372 if (err) {
373 mthca_err(mdev, "Failed to map EQ context memory, aborting.\n");
374 goto err_unmap_aux;
375 }
376
377 mdev->mr_table.mtt_table = mthca_alloc_icm_table(mdev, init_hca->mtt_base,
44ea6687 378 MTHCA_MTT_SEG_SIZE,
1da177e4
LT		 379 mdev->limits.num_mtt_segs,
380 mdev->limits.reserved_mtts, 1);
381 if (!mdev->mr_table.mtt_table) {
382 mthca_err(mdev, "Failed to map MTT context memory, aborting.\n");
383 err = -ENOMEM;
384 goto err_unmap_eq;
385 }
386
387 mdev->mr_table.mpt_table = mthca_alloc_icm_table(mdev, init_hca->mpt_base,
388 dev_lim->mpt_entry_sz,
389 mdev->limits.num_mpts,
390 mdev->limits.reserved_mrws, 1);
391 if (!mdev->mr_table.mpt_table) {
392 mthca_err(mdev, "Failed to map MPT context memory, aborting.\n");
393 err = -ENOMEM;
394 goto err_unmap_mtt;
395 }
396
397 mdev->qp_table.qp_table = mthca_alloc_icm_table(mdev, init_hca->qpc_base,
398 dev_lim->qpc_entry_sz,
399 mdev->limits.num_qps,
400 mdev->limits.reserved_qps, 0);
401 if (!mdev->qp_table.qp_table) {
402 mthca_err(mdev, "Failed to map QP context memory, aborting.\n");
403 err = -ENOMEM;
404 goto err_unmap_mpt;
405 }
406
407 mdev->qp_table.eqp_table = mthca_alloc_icm_table(mdev, init_hca->eqpc_base,
408 dev_lim->eqpc_entry_sz,
409 mdev->limits.num_qps,
410 mdev->limits.reserved_qps, 0);
411 if (!mdev->qp_table.eqp_table) {
412 mthca_err(mdev, "Failed to map EQP context memory, aborting.\n");
413 err = -ENOMEM;
414 goto err_unmap_qp;
415 }
416
08aeb14e
RD		 417 mdev->qp_table.rdb_table = mthca_alloc_icm_table(mdev, init_hca->rdb_base,
418 MTHCA_RDB_ENTRY_SIZE,
419 mdev->limits.num_qps <<
420 mdev->qp_table.rdb_shift,
421 0, 0);
422 if (!mdev->qp_table.rdb_table) {
423 mthca_err(mdev, "Failed to map RDB context memory, aborting\n");
424 err = -ENOMEM;
19272d43 425 goto err_unmap_eqp;
08aeb14e
RD		 426 }
427
428 mdev->cq_table.table = mthca_alloc_icm_table(mdev, init_hca->cqc_base,
ec34a922
RD		 429 dev_lim->cqc_entry_sz,
430 mdev->limits.num_cqs,
431 mdev->limits.reserved_cqs, 0);
1da177e4
LT		 432 if (!mdev->cq_table.table) {
433 mthca_err(mdev, "Failed to map CQ context memory, aborting.\n");
434 err = -ENOMEM;
08aeb14e 435 goto err_unmap_rdb;
1da177e4
LT		 436 }
437
ec34a922
RD		 438 if (mdev->mthca_flags & MTHCA_FLAG_SRQ) {
439 mdev->srq_table.table =
440 mthca_alloc_icm_table(mdev, init_hca->srqc_base,
441 dev_lim->srq_entry_sz,
442 mdev->limits.num_srqs,
443 mdev->limits.reserved_srqs, 0);
444 if (!mdev->srq_table.table) {
445 mthca_err(mdev, "Failed to map SRQ context memory, "
446 "aborting.\n");
447 err = -ENOMEM;
448 goto err_unmap_cq;
449 }
450 }
451
1da177e4
LT		 452 /*
453 * It's not strictly required, but for simplicity just map the
454 * whole multicast group table now. The table isn't very big
455 * and it's a lot easier than trying to track ref counts.
456 */
457 mdev->mcg_table.table = mthca_alloc_icm_table(mdev, init_hca->mc_base,
458 MTHCA_MGM_ENTRY_SIZE,
459 mdev->limits.num_mgms +
460 mdev->limits.num_amgms,
461 mdev->limits.num_mgms +
462 mdev->limits.num_amgms,
463 0);
464 if (!mdev->mcg_table.table) {
465 mthca_err(mdev, "Failed to map MCG context memory, aborting.\n");
466 err = -ENOMEM;
ec34a922 467 goto err_unmap_srq;
1da177e4
LT		 468 }
469
470 return 0;
471
ec34a922
RD		 472err_unmap_srq:
473 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
474 mthca_free_icm_table(mdev, mdev->srq_table.table);
475
1da177e4
LT		 476err_unmap_cq:
477 mthca_free_icm_table(mdev, mdev->cq_table.table);
478
08aeb14e
RD		 479err_unmap_rdb:
480 mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
481
1da177e4
LT		 482err_unmap_eqp:
483 mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
484
485err_unmap_qp:
486 mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
487
488err_unmap_mpt:
489 mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
490
491err_unmap_mtt:
492 mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
493
494err_unmap_eq:
495 mthca_unmap_eq_icm(mdev);
496
497err_unmap_aux:
498 mthca_UNMAP_ICM_AUX(mdev, &status);
499
500err_free_aux:
501 mthca_free_icm(mdev, mdev->fw.arbel.aux_icm);
502
503 return err;
504}
505
506static int __devinit mthca_init_arbel(struct mthca_dev *mdev)
507{
508 struct mthca_dev_lim dev_lim;
509 struct mthca_profile profile;
510 struct mthca_init_hca_param init_hca;
1da177e4
LT		 511 u64 icm_size;
512 u8 status;
513 int err;
514
515 err = mthca_QUERY_FW(mdev, &status);
516 if (err) {
517 mthca_err(mdev, "QUERY_FW command failed, aborting.\n");
518 return err;
519 }
520 if (status) {
521 mthca_err(mdev, "QUERY_FW returned status 0x%02x, "
522 "aborting.\n", status);
523 return -EINVAL;
524 }
525
526 err = mthca_ENABLE_LAM(mdev, &status);
527 if (err) {
528 mthca_err(mdev, "ENABLE_LAM command failed, aborting.\n");
529 return err;
530 }
531 if (status == MTHCA_CMD_STAT_LAM_NOT_PRE) {
532 mthca_dbg(mdev, "No HCA-attached memory (running in MemFree mode)\n");
533 mdev->mthca_flags |= MTHCA_FLAG_NO_LAM;
534 } else if (status) {
535 mthca_err(mdev, "ENABLE_LAM returned status 0x%02x, "
536 "aborting.\n", status);
537 return -EINVAL;
538 }
539
540 err = mthca_load_fw(mdev);
541 if (err) {
542 mthca_err(mdev, "Failed to start FW, aborting.\n");
543 goto err_disable;
544 }
545
546 err = mthca_dev_lim(mdev, &dev_lim);
547 if (err) {
548 mthca_err(mdev, "QUERY_DEV_LIM command failed, aborting.\n");
549 goto err_stop_fw;
550 }
551
552 profile = default_profile;
553 profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
554 profile.num_udav = 0;
ec34a922
RD		 555 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
556 profile.num_srq = dev_lim.max_srqs;
1da177e4
LT		 557
558 icm_size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
559 if ((int) icm_size < 0) {
560 err = icm_size;
561 goto err_stop_fw;
562 }
563
564 err = mthca_init_icm(mdev, &dev_lim, &init_hca, icm_size);
565 if (err)
566 goto err_stop_fw;
567
568 err = mthca_INIT_HCA(mdev, &init_hca, &status);
569 if (err) {
570 mthca_err(mdev, "INIT_HCA command failed, aborting.\n");
571 goto err_free_icm;
572 }
573 if (status) {
574 mthca_err(mdev, "INIT_HCA returned status 0x%02x, "
575 "aborting.\n", status);
576 err = -EINVAL;
577 goto err_free_icm;
578 }
579
1da177e4
LT		 580 return 0;
581
582err_free_icm:
ec34a922
RD		 583 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
584 mthca_free_icm_table(mdev, mdev->srq_table.table);
1da177e4 585 mthca_free_icm_table(mdev, mdev->cq_table.table);
68a3c212 586 mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
1da177e4
LT		 587 mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
588 mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
589 mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
590 mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
591 mthca_unmap_eq_icm(mdev);
592
593 mthca_UNMAP_ICM_AUX(mdev, &status);
594 mthca_free_icm(mdev, mdev->fw.arbel.aux_icm);
595
596err_stop_fw:
597 mthca_UNMAP_FA(mdev, &status);
598 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm);
599
600err_disable:
601 if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
602 mthca_DISABLE_LAM(mdev, &status);
603
604 return err;
605}
606
2e8b981c
MT		 607static void mthca_close_hca(struct mthca_dev *mdev)
608{
609 u8 status;
610
611 mthca_CLOSE_HCA(mdev, 0, &status);
612
613 if (mthca_is_memfree(mdev)) {
ec34a922
RD		 614 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
615 mthca_free_icm_table(mdev, mdev->srq_table.table);
2e8b981c
MT		 616 mthca_free_icm_table(mdev, mdev->cq_table.table);
617 mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
618 mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
619 mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
620 mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
621 mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
622 mthca_unmap_eq_icm(mdev);
623
624 mthca_UNMAP_ICM_AUX(mdev, &status);
625 mthca_free_icm(mdev, mdev->fw.arbel.aux_icm);
626
627 mthca_UNMAP_FA(mdev, &status);
628 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm);
629
630 if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
631 mthca_DISABLE_LAM(mdev, &status);
632 } else
633 mthca_SYS_DIS(mdev, &status);
634}
635
1da177e4
LT		 636static int __devinit mthca_init_hca(struct mthca_dev *mdev)
637{
2e8b981c
MT		 638 u8 status;
639 int err;
640 struct mthca_adapter adapter;
641
d10ddbf6 642 if (mthca_is_memfree(mdev))
2e8b981c 643 err = mthca_init_arbel(mdev);
1da177e4 644 else
2e8b981c
MT		 645 err = mthca_init_tavor(mdev);
646
647 if (err)
648 return err;
649
650 err = mthca_QUERY_ADAPTER(mdev, &adapter, &status);
651 if (err) {
652 mthca_err(mdev, "QUERY_ADAPTER command failed, aborting.\n");
653 goto err_close;
654 }
655 if (status) {
656 mthca_err(mdev, "QUERY_ADAPTER returned status 0x%02x, "
657 "aborting.\n", status);
658 err = -EINVAL;
659 goto err_close;
660 }
661
662 mdev->eq_table.inta_pin = adapter.inta_pin;
663 mdev->rev_id = adapter.revision_id;
664 memcpy(mdev->board_id, adapter.board_id, sizeof mdev->board_id);
665
666 return 0;
667
668err_close:
669 mthca_close_hca(mdev);
670 return err;
1da177e4
LT		 671}
672
673static int __devinit mthca_setup_hca(struct mthca_dev *dev)
674{
675 int err;
676 u8 status;
677
678 MTHCA_INIT_DOORBELL_LOCK(&dev->doorbell_lock);
679
680 err = mthca_init_uar_table(dev);
681 if (err) {
682 mthca_err(dev, "Failed to initialize "
683 "user access region table, aborting.\n");
684 return err;
685 }
686
687 err = mthca_uar_alloc(dev, &dev->driver_uar);
688 if (err) {
689 mthca_err(dev, "Failed to allocate driver access region, "
690 "aborting.\n");
691 goto err_uar_table_free;
692 }
693
694 dev->kar = ioremap(dev->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE);
695 if (!dev->kar) {
696 mthca_err(dev, "Couldn't map kernel access region, "
697 "aborting.\n");
698 err = -ENOMEM;
699 goto err_uar_free;
700 }
701
702 err = mthca_init_pd_table(dev);
703 if (err) {
704 mthca_err(dev, "Failed to initialize "
705 "protection domain table, aborting.\n");
706 goto err_kar_unmap;
707 }
708
709 err = mthca_init_mr_table(dev);
710 if (err) {
711 mthca_err(dev, "Failed to initialize "
712 "memory region table, aborting.\n");
713 goto err_pd_table_free;
714 }
715
99264c1e 716 err = mthca_pd_alloc(dev, 1, &dev->driver_pd);
1da177e4
LT		 717 if (err) {
718 mthca_err(dev, "Failed to create driver PD, "
719 "aborting.\n");
720 goto err_mr_table_free;
721 }
722
723 err = mthca_init_eq_table(dev);
724 if (err) {
725 mthca_err(dev, "Failed to initialize "
726 "event queue table, aborting.\n");
727 goto err_pd_free;
728 }
729
730 err = mthca_cmd_use_events(dev);
731 if (err) {
732 mthca_err(dev, "Failed to switch to event-driven "
733 "firmware commands, aborting.\n");
734 goto err_eq_table_free;
735 }
736
737 err = mthca_NOP(dev, &status);
738 if (err || status) {
4ad81174
RD		 739 mthca_err(dev, "NOP command failed to generate interrupt (IRQ %d), aborting.\n",
740 dev->mthca_flags & MTHCA_FLAG_MSI_X ?
741 dev->eq_table.eq[MTHCA_EQ_CMD].msi_x_vector :
742 dev->pdev->irq);
1da177e4
LT		 743 if (dev->mthca_flags & (MTHCA_FLAG_MSI | MTHCA_FLAG_MSI_X))
744 mthca_err(dev, "Try again with MSI/MSI-X disabled.\n");
745 else
746 mthca_err(dev, "BIOS or ACPI interrupt routing problem?\n");
747
748 goto err_cmd_poll;
749 }
750
751 mthca_dbg(dev, "NOP command IRQ test passed\n");
752
753 err = mthca_init_cq_table(dev);
754 if (err) {
755 mthca_err(dev, "Failed to initialize "
756 "completion queue table, aborting.\n");
757 goto err_cmd_poll;
758 }
759
ec34a922
RD		 760 err = mthca_init_srq_table(dev);
761 if (err) {
762 mthca_err(dev, "Failed to initialize "
763 "shared receive queue table, aborting.\n");
764 goto err_cq_table_free;
765 }
766
1da177e4
LT		 767 err = mthca_init_qp_table(dev);
768 if (err) {
769 mthca_err(dev, "Failed to initialize "
770 "queue pair table, aborting.\n");
ec34a922 771 goto err_srq_table_free;
1da177e4
LT		 772 }
773
774 err = mthca_init_av_table(dev);
775 if (err) {
776 mthca_err(dev, "Failed to initialize "
777 "address vector table, aborting.\n");
778 goto err_qp_table_free;
779 }
780
781 err = mthca_init_mcg_table(dev);
782 if (err) {
783 mthca_err(dev, "Failed to initialize "
784 "multicast group table, aborting.\n");
785 goto err_av_table_free;
786 }
787
788 return 0;
789
790err_av_table_free:
791 mthca_cleanup_av_table(dev);
792
793err_qp_table_free:
794 mthca_cleanup_qp_table(dev);
795
ec34a922
RD		 796err_srq_table_free:
797 mthca_cleanup_srq_table(dev);
798
1da177e4
LT		 799err_cq_table_free:
800 mthca_cleanup_cq_table(dev);
801
802err_cmd_poll:
803 mthca_cmd_use_polling(dev);
804
805err_eq_table_free:
806 mthca_cleanup_eq_table(dev);
807
808err_pd_free:
809 mthca_pd_free(dev, &dev->driver_pd);
810
811err_mr_table_free:
812 mthca_cleanup_mr_table(dev);
813
814err_pd_table_free:
815 mthca_cleanup_pd_table(dev);
816
817err_kar_unmap:
818 iounmap(dev->kar);
819
820err_uar_free:
821 mthca_uar_free(dev, &dev->driver_uar);
822
823err_uar_table_free:
824 mthca_cleanup_uar_table(dev);
825 return err;
826}
827
828static int __devinit mthca_request_regions(struct pci_dev *pdev,
829 int ddr_hidden)
830{
831 int err;
832
833 /*
834 * We can't just use pci_request_regions() because the MSI-X
835 * table is right in the middle of the first BAR. If we did
836 * pci_request_region and grab all of the first BAR, then
837 * setting up MSI-X would fail, since the PCI core wants to do
838 * request_mem_region on the MSI-X vector table.
839 *
840 * So just request what we need right now, and request any
841 * other regions we need when setting up EQs.
842 */
843 if (!request_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE,
844 MTHCA_HCR_SIZE, DRV_NAME))
845 return -EBUSY;
846
847 err = pci_request_region(pdev, 2, DRV_NAME);
848 if (err)
849 goto err_bar2_failed;
850
851 if (!ddr_hidden) {
852 err = pci_request_region(pdev, 4, DRV_NAME);
853 if (err)
854 goto err_bar4_failed;
855 }
856
857 return 0;
858
859err_bar4_failed:
860 pci_release_region(pdev, 2);
861
862err_bar2_failed:
863 release_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE,
864 MTHCA_HCR_SIZE);
865
866 return err;
867}
868
869static void mthca_release_regions(struct pci_dev *pdev,
870 int ddr_hidden)
871{
872 if (!ddr_hidden)
873 pci_release_region(pdev, 4);
874
875 pci_release_region(pdev, 2);
876
877 release_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE,
878 MTHCA_HCR_SIZE);
879}
880
881static int __devinit mthca_enable_msi_x(struct mthca_dev *mdev)
882{
883 struct msix_entry entries[3];
884 int err;
885
886 entries[0].entry = 0;
887 entries[1].entry = 1;
888 entries[2].entry = 2;
889
890 err = pci_enable_msix(mdev->pdev, entries, ARRAY_SIZE(entries));
891 if (err) {
892 if (err > 0)
893 mthca_info(mdev, "Only %d MSI-X vectors available, "
894 "not using MSI-X\n", err);
895 return err;
896 }
897
898 mdev->eq_table.eq[MTHCA_EQ_COMP ].msi_x_vector = entries[0].vector;
899 mdev->eq_table.eq[MTHCA_EQ_ASYNC].msi_x_vector = entries[1].vector;
900 mdev->eq_table.eq[MTHCA_EQ_CMD ].msi_x_vector = entries[2].vector;
901
902 return 0;
903}
904
68a3c212
RD		 905/* Types of supported HCA */
906enum {
907 TAVOR, /* MT23108 */
908 ARBEL_COMPAT, /* MT25208 in Tavor compat mode */
909 ARBEL_NATIVE, /* MT25208 with extended features */
910 SINAI /* MT25204 */
911};
912
913#define MTHCA_FW_VER(major, minor, subminor) \
914 (((u64) (major) << 32) | ((u64) (minor) << 16) | (u64) (subminor))
915
916static struct {
917 u64 latest_fw;
918 int is_memfree;
919 int is_pcie;
920} mthca_hca_table[] = {
49f6a7fb
TK		 921 [TAVOR] = { .latest_fw = MTHCA_FW_VER(3, 3, 3), .is_memfree = 0, .is_pcie = 0 },
922 [ARBEL_COMPAT] = { .latest_fw = MTHCA_FW_VER(4, 7, 0), .is_memfree = 0, .is_pcie = 1 },
923 [ARBEL_NATIVE] = { .latest_fw = MTHCA_FW_VER(5, 1, 0), .is_memfree = 1, .is_pcie = 1 },
68a3c212
RD		 924 [SINAI] = { .latest_fw = MTHCA_FW_VER(1, 0, 1), .is_memfree = 1, .is_pcie = 1 }
925};
926
1da177e4
LT		 927static int __devinit mthca_init_one(struct pci_dev *pdev,
928 const struct pci_device_id *id)
929{
930 static int mthca_version_printed = 0;
1da177e4
LT		 931 int ddr_hidden = 0;
932 int err;
933 struct mthca_dev *mdev;
934
935 if (!mthca_version_printed) {
936 printk(KERN_INFO "%s", mthca_version);
937 ++mthca_version_printed;
938 }
939
940 printk(KERN_INFO PFX "Initializing %s (%s)\n",
941 pci_pretty_name(pdev), pci_name(pdev));
942
68a3c212
RD		 943 if (id->driver_data >= ARRAY_SIZE(mthca_hca_table)) {
944 printk(KERN_ERR PFX "%s (%s) has invalid driver data %lx\n",
945 pci_pretty_name(pdev), pci_name(pdev), id->driver_data);
946 return -ENODEV;
947 }
948
1da177e4
LT		 949 err = pci_enable_device(pdev);
950 if (err) {
951 dev_err(&pdev->dev, "Cannot enable PCI device, "
952 "aborting.\n");
953 return err;
954 }
955
956 /*
957 * Check for BARs. We expect 0: 1MB, 2: 8MB, 4: DDR (may not
958 * be present)
959 */
960 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM) ||
961 pci_resource_len(pdev, 0) != 1 << 20) {
177214af 962 dev_err(&pdev->dev, "Missing DCS, aborting.\n");
1da177e4
LT		 963 err = -ENODEV;
964 goto err_disable_pdev;
965 }
966 if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM) ||
967 pci_resource_len(pdev, 2) != 1 << 23) {
177214af 968 dev_err(&pdev->dev, "Missing UAR, aborting.\n");
1da177e4
LT		 969 err = -ENODEV;
970 goto err_disable_pdev;
971 }
972 if (!(pci_resource_flags(pdev, 4) & IORESOURCE_MEM))
973 ddr_hidden = 1;
974
975 err = mthca_request_regions(pdev, ddr_hidden);
976 if (err) {
977 dev_err(&pdev->dev, "Cannot obtain PCI resources, "
978 "aborting.\n");
979 goto err_disable_pdev;
980 }
981
982 pci_set_master(pdev);
983
984 err = pci_set_dma_mask(pdev, DMA_64BIT_MASK);
985 if (err) {
986 dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n");
987 err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
988 if (err) {
989 dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n");
990 goto err_free_res;
991 }
992 }
993 err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
994 if (err) {
995 dev_warn(&pdev->dev, "Warning: couldn't set 64-bit "
996 "consistent PCI DMA mask.\n");
997 err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
998 if (err) {
999 dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, "
1000 "aborting.\n");
1001 goto err_free_res;
1002 }
1003 }
1004
1005 mdev = (struct mthca_dev *) ib_alloc_device(sizeof *mdev);
1006 if (!mdev) {
1007 dev_err(&pdev->dev, "Device struct alloc failed, "
1008 "aborting.\n");
1009 err = -ENOMEM;
1010 goto err_free_res;
1011 }
1012
68a3c212 1013 mdev->pdev = pdev;
1da177e4
LT		 1014
1015 if (ddr_hidden)
1016 mdev->mthca_flags |= MTHCA_FLAG_DDR_HIDDEN;
68a3c212
RD		 1017 if (mthca_hca_table[id->driver_data].is_memfree)
1018 mdev->mthca_flags |= MTHCA_FLAG_MEMFREE;
1019 if (mthca_hca_table[id->driver_data].is_pcie)
1020 mdev->mthca_flags |= MTHCA_FLAG_PCIE;
1da177e4
LT		 1021
1022 /*
1023 * Now reset the HCA before we touch the PCI capabilities or
1024 * attempt a firmware command, since a boot ROM may have left
1025 * the HCA in an undefined state.
1026 */
1027 err = mthca_reset(mdev);
1028 if (err) {
1029 mthca_err(mdev, "Failed to reset HCA, aborting.\n");
1030 goto err_free_dev;
1031 }
1032
1033 if (msi_x && !mthca_enable_msi_x(mdev))
1034 mdev->mthca_flags |= MTHCA_FLAG_MSI_X;
1035 if (msi && !(mdev->mthca_flags & MTHCA_FLAG_MSI_X) &&
1036 !pci_enable_msi(pdev))
1037 mdev->mthca_flags |= MTHCA_FLAG_MSI;
1038
80fd8238
RD		 1039 if (mthca_cmd_init(mdev)) {
1040 mthca_err(mdev, "Failed to init command interface, aborting.\n");
1da177e4
LT		 1041 goto err_free_dev;
1042 }
1043
1044 err = mthca_tune_pci(mdev);
1045 if (err)
80fd8238 1046 goto err_cmd;
1da177e4
LT		 1047
1048 err = mthca_init_hca(mdev);
1049 if (err)
80fd8238 1050 goto err_cmd;
1da177e4 1051
68a3c212
RD		 1052 if (mdev->fw_ver < mthca_hca_table[id->driver_data].latest_fw) {
1053 mthca_warn(mdev, "HCA FW version %x.%x.%x is old (%x.%x.%x is current).\n",
1054 (int) (mdev->fw_ver >> 32), (int) (mdev->fw_ver >> 16) & 0xffff,
1055 (int) (mdev->fw_ver & 0xffff),
1056 (int) (mthca_hca_table[id->driver_data].latest_fw >> 32),
1057 (int) (mthca_hca_table[id->driver_data].latest_fw >> 16) & 0xffff,
1058 (int) (mthca_hca_table[id->driver_data].latest_fw & 0xffff));
1059 mthca_warn(mdev, "If you have problems, try updating your HCA FW.\n");
1060 }
1061
1da177e4
LT		 1062 err = mthca_setup_hca(mdev);
1063 if (err)
1064 goto err_close;
1065
1066 err = mthca_register_device(mdev);
1067 if (err)
1068 goto err_cleanup;
1069
1070 err = mthca_create_agents(mdev);
1071 if (err)
1072 goto err_unregister;
1073
1074 pci_set_drvdata(pdev, mdev);
1075
1076 return 0;
1077
1078err_unregister:
1079 mthca_unregister_device(mdev);
1080
1081err_cleanup:
1082 mthca_cleanup_mcg_table(mdev);
1083 mthca_cleanup_av_table(mdev);
1084 mthca_cleanup_qp_table(mdev);
ec34a922 1085 mthca_cleanup_srq_table(mdev);
1da177e4
LT		 1086 mthca_cleanup_cq_table(mdev);
1087 mthca_cmd_use_polling(mdev);
1088 mthca_cleanup_eq_table(mdev);
1089
1090 mthca_pd_free(mdev, &mdev->driver_pd);
1091
1092 mthca_cleanup_mr_table(mdev);
1093 mthca_cleanup_pd_table(mdev);
1094 mthca_cleanup_uar_table(mdev);
1095
1096err_close:
1097 mthca_close_hca(mdev);
1098
80fd8238
RD		 1099err_cmd:
1100 mthca_cmd_cleanup(mdev);
1da177e4
LT		 1101
1102err_free_dev:
1103 if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
1104 pci_disable_msix(pdev);
1105 if (mdev->mthca_flags & MTHCA_FLAG_MSI)
1106 pci_disable_msi(pdev);
1107
1108 ib_dealloc_device(&mdev->ib_dev);
1109
1110err_free_res:
1111 mthca_release_regions(pdev, ddr_hidden);
1112
1113err_disable_pdev:
1114 pci_disable_device(pdev);
1115 pci_set_drvdata(pdev, NULL);
1116 return err;
1117}
1118
1119static void __devexit mthca_remove_one(struct pci_dev *pdev)
1120{
1121 struct mthca_dev *mdev = pci_get_drvdata(pdev);
1122 u8 status;
1123 int p;
1124
1125 if (mdev) {
1126 mthca_free_agents(mdev);
1127 mthca_unregister_device(mdev);
1128
1129 for (p = 1; p <= mdev->limits.num_ports; ++p)
1130 mthca_CLOSE_IB(mdev, p, &status);
1131
1132 mthca_cleanup_mcg_table(mdev);
1133 mthca_cleanup_av_table(mdev);
1134 mthca_cleanup_qp_table(mdev);
ec34a922 1135 mthca_cleanup_srq_table(mdev);
1da177e4
LT		 1136 mthca_cleanup_cq_table(mdev);
1137 mthca_cmd_use_polling(mdev);
1138 mthca_cleanup_eq_table(mdev);
1139
1140 mthca_pd_free(mdev, &mdev->driver_pd);
1141
1142 mthca_cleanup_mr_table(mdev);
1143 mthca_cleanup_pd_table(mdev);
1144
1145 iounmap(mdev->kar);
1146 mthca_uar_free(mdev, &mdev->driver_uar);
1147 mthca_cleanup_uar_table(mdev);
1da177e4 1148 mthca_close_hca(mdev);
80fd8238 1149 mthca_cmd_cleanup(mdev);
1da177e4
LT		 1150
1151 if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
1152 pci_disable_msix(pdev);
1153 if (mdev->mthca_flags & MTHCA_FLAG_MSI)
1154 pci_disable_msi(pdev);
1155
1156 ib_dealloc_device(&mdev->ib_dev);
1157 mthca_release_regions(pdev, mdev->mthca_flags &
1158 MTHCA_FLAG_DDR_HIDDEN);
1159 pci_disable_device(pdev);
1160 pci_set_drvdata(pdev, NULL);
1161 }
1162}
1163
1164static struct pci_device_id mthca_pci_table[] = {
1165 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR),
1166 .driver_data = TAVOR },
1167 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_TAVOR),
1168 .driver_data = TAVOR },
1169 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
1170 .driver_data = ARBEL_COMPAT },
1171 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
1172 .driver_data = ARBEL_COMPAT },
1173 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL),
1174 .driver_data = ARBEL_NATIVE },
1175 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL),
1176 .driver_data = ARBEL_NATIVE },
68a3c212
RD		 1177 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI),
1178 .driver_data = SINAI },
1179 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI),
1180 .driver_data = SINAI },
1181 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
1182 .driver_data = SINAI },
1183 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
1184 .driver_data = SINAI },
1da177e4
LT		 1185 { 0, }
1186};
1187
1188MODULE_DEVICE_TABLE(pci, mthca_pci_table);
1189
1190static struct pci_driver mthca_driver = {
177214af 1191 .name = DRV_NAME,
1da177e4
LT		 1192 .id_table = mthca_pci_table,
1193 .probe = mthca_init_one,
1194 .remove = __devexit_p(mthca_remove_one)
1195};
1196
1197static int __init mthca_init(void)
1198{
1199 int ret;
1200
1201 ret = pci_register_driver(&mthca_driver);
1202 return ret < 0 ? ret : 0;
1203}
1204
1205static void __exit mthca_cleanup(void)
1206{
1207 pci_unregister_driver(&mthca_driver);
1208}
1209
1210module_init(mthca_init);
1211module_exit(mthca_cleanup);
ubuntu-zesty-kernel mirror