]>
Commit | Line | Data |
---|---|---|
f931551b | 1 | /* |
e2eed58b | 2 | * Copyright (c) 2013 Intel Corporation. All rights reserved. |
f931551b RC |
3 | * Copyright (c) 2006, 2007, 2008, 2009, 2010 QLogic Corporation. |
4 | * All rights reserved. | |
5 | * Copyright (c) 2003, 2004, 2005, 2006 PathScale, Inc. All rights reserved. | |
6 | * | |
7 | * This software is available to you under a choice of one of two | |
8 | * licenses. You may choose to be licensed under the terms of the GNU | |
9 | * General Public License (GPL) Version 2, available from the file | |
10 | * COPYING in the main directory of this source tree, or the | |
11 | * OpenIB.org BSD license below: | |
12 | * | |
13 | * Redistribution and use in source and binary forms, with or | |
14 | * without modification, are permitted provided that the following | |
15 | * conditions are met: | |
16 | * | |
17 | * - Redistributions of source code must retain the above | |
18 | * copyright notice, this list of conditions and the following | |
19 | * disclaimer. | |
20 | * | |
21 | * - Redistributions in binary form must reproduce the above | |
22 | * copyright notice, this list of conditions and the following | |
23 | * disclaimer in the documentation and/or other materials | |
24 | * provided with the distribution. | |
25 | * | |
26 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
27 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
28 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
29 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
30 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
31 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
32 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
33 | * SOFTWARE. | |
34 | */ | |
35 | /* | |
36 | * This file contains all of the code that is specific to the | |
37 | * QLogic_IB 6120 PCIe chip. | |
38 | */ | |
39 | ||
40 | #include <linux/interrupt.h> | |
41 | #include <linux/pci.h> | |
42 | #include <linux/delay.h> | |
43 | #include <rdma/ib_verbs.h> | |
44 | ||
45 | #include "qib.h" | |
46 | #include "qib_6120_regs.h" | |
47 | ||
48 | static void qib_6120_setup_setextled(struct qib_pportdata *, u32); | |
49 | static void sendctrl_6120_mod(struct qib_pportdata *ppd, u32 op); | |
50 | static u8 qib_6120_phys_portstate(u64); | |
51 | static u32 qib_6120_iblink_state(u64); | |
52 | ||
53 | /* | |
54 | * This file contains all the chip-specific register information and | |
e2eed58b | 55 | * access functions for the Intel Intel_IB PCI-Express chip. |
f931551b RC |
56 | * |
57 | */ | |
58 | ||
59 | /* KREG_IDX uses machine-generated #defines */ | |
60 | #define KREG_IDX(regname) (QIB_6120_##regname##_OFFS / sizeof(u64)) | |
61 | ||
62 | /* Use defines to tie machine-generated names to lower-case names */ | |
63 | #define kr_extctrl KREG_IDX(EXTCtrl) | |
64 | #define kr_extstatus KREG_IDX(EXTStatus) | |
65 | #define kr_gpio_clear KREG_IDX(GPIOClear) | |
66 | #define kr_gpio_mask KREG_IDX(GPIOMask) | |
67 | #define kr_gpio_out KREG_IDX(GPIOOut) | |
68 | #define kr_gpio_status KREG_IDX(GPIOStatus) | |
69 | #define kr_rcvctrl KREG_IDX(RcvCtrl) | |
70 | #define kr_sendctrl KREG_IDX(SendCtrl) | |
71 | #define kr_partitionkey KREG_IDX(RcvPartitionKey) | |
72 | #define kr_hwdiagctrl KREG_IDX(HwDiagCtrl) | |
73 | #define kr_ibcstatus KREG_IDX(IBCStatus) | |
74 | #define kr_ibcctrl KREG_IDX(IBCCtrl) | |
75 | #define kr_sendbuffererror KREG_IDX(SendBufErr0) | |
76 | #define kr_rcvbthqp KREG_IDX(RcvBTHQP) | |
77 | #define kr_counterregbase KREG_IDX(CntrRegBase) | |
78 | #define kr_palign KREG_IDX(PageAlign) | |
79 | #define kr_rcvegrbase KREG_IDX(RcvEgrBase) | |
80 | #define kr_rcvegrcnt KREG_IDX(RcvEgrCnt) | |
81 | #define kr_rcvhdrcnt KREG_IDX(RcvHdrCnt) | |
82 | #define kr_rcvhdrentsize KREG_IDX(RcvHdrEntSize) | |
83 | #define kr_rcvhdrsize KREG_IDX(RcvHdrSize) | |
84 | #define kr_rcvtidbase KREG_IDX(RcvTIDBase) | |
85 | #define kr_rcvtidcnt KREG_IDX(RcvTIDCnt) | |
86 | #define kr_scratch KREG_IDX(Scratch) | |
87 | #define kr_sendctrl KREG_IDX(SendCtrl) | |
88 | #define kr_sendpioavailaddr KREG_IDX(SendPIOAvailAddr) | |
89 | #define kr_sendpiobufbase KREG_IDX(SendPIOBufBase) | |
90 | #define kr_sendpiobufcnt KREG_IDX(SendPIOBufCnt) | |
91 | #define kr_sendpiosize KREG_IDX(SendPIOSize) | |
92 | #define kr_sendregbase KREG_IDX(SendRegBase) | |
93 | #define kr_userregbase KREG_IDX(UserRegBase) | |
94 | #define kr_control KREG_IDX(Control) | |
95 | #define kr_intclear KREG_IDX(IntClear) | |
96 | #define kr_intmask KREG_IDX(IntMask) | |
97 | #define kr_intstatus KREG_IDX(IntStatus) | |
98 | #define kr_errclear KREG_IDX(ErrClear) | |
99 | #define kr_errmask KREG_IDX(ErrMask) | |
100 | #define kr_errstatus KREG_IDX(ErrStatus) | |
101 | #define kr_hwerrclear KREG_IDX(HwErrClear) | |
102 | #define kr_hwerrmask KREG_IDX(HwErrMask) | |
103 | #define kr_hwerrstatus KREG_IDX(HwErrStatus) | |
104 | #define kr_revision KREG_IDX(Revision) | |
105 | #define kr_portcnt KREG_IDX(PortCnt) | |
106 | #define kr_serdes_cfg0 KREG_IDX(SerdesCfg0) | |
107 | #define kr_serdes_cfg1 (kr_serdes_cfg0 + 1) | |
108 | #define kr_serdes_stat KREG_IDX(SerdesStat) | |
109 | #define kr_xgxs_cfg KREG_IDX(XGXSCfg) | |
110 | ||
111 | /* These must only be written via qib_write_kreg_ctxt() */ | |
112 | #define kr_rcvhdraddr KREG_IDX(RcvHdrAddr0) | |
113 | #define kr_rcvhdrtailaddr KREG_IDX(RcvHdrTailAddr0) | |
114 | ||
115 | #define CREG_IDX(regname) ((QIB_6120_##regname##_OFFS - \ | |
116 | QIB_6120_LBIntCnt_OFFS) / sizeof(u64)) | |
117 | ||
118 | #define cr_badformat CREG_IDX(RxBadFormatCnt) | |
119 | #define cr_erricrc CREG_IDX(RxICRCErrCnt) | |
120 | #define cr_errlink CREG_IDX(RxLinkProblemCnt) | |
121 | #define cr_errlpcrc CREG_IDX(RxLPCRCErrCnt) | |
122 | #define cr_errpkey CREG_IDX(RxPKeyMismatchCnt) | |
123 | #define cr_rcvflowctrl_err CREG_IDX(RxFlowCtrlErrCnt) | |
124 | #define cr_err_rlen CREG_IDX(RxLenErrCnt) | |
125 | #define cr_errslen CREG_IDX(TxLenErrCnt) | |
126 | #define cr_errtidfull CREG_IDX(RxTIDFullErrCnt) | |
127 | #define cr_errtidvalid CREG_IDX(RxTIDValidErrCnt) | |
128 | #define cr_errvcrc CREG_IDX(RxVCRCErrCnt) | |
129 | #define cr_ibstatuschange CREG_IDX(IBStatusChangeCnt) | |
130 | #define cr_lbint CREG_IDX(LBIntCnt) | |
131 | #define cr_invalidrlen CREG_IDX(RxMaxMinLenErrCnt) | |
132 | #define cr_invalidslen CREG_IDX(TxMaxMinLenErrCnt) | |
133 | #define cr_lbflowstall CREG_IDX(LBFlowStallCnt) | |
134 | #define cr_pktrcv CREG_IDX(RxDataPktCnt) | |
135 | #define cr_pktrcvflowctrl CREG_IDX(RxFlowPktCnt) | |
136 | #define cr_pktsend CREG_IDX(TxDataPktCnt) | |
137 | #define cr_pktsendflow CREG_IDX(TxFlowPktCnt) | |
138 | #define cr_portovfl CREG_IDX(RxP0HdrEgrOvflCnt) | |
139 | #define cr_rcvebp CREG_IDX(RxEBPCnt) | |
140 | #define cr_rcvovfl CREG_IDX(RxBufOvflCnt) | |
141 | #define cr_senddropped CREG_IDX(TxDroppedPktCnt) | |
142 | #define cr_sendstall CREG_IDX(TxFlowStallCnt) | |
143 | #define cr_sendunderrun CREG_IDX(TxUnderrunCnt) | |
144 | #define cr_wordrcv CREG_IDX(RxDwordCnt) | |
145 | #define cr_wordsend CREG_IDX(TxDwordCnt) | |
146 | #define cr_txunsupvl CREG_IDX(TxUnsupVLErrCnt) | |
147 | #define cr_rxdroppkt CREG_IDX(RxDroppedPktCnt) | |
148 | #define cr_iblinkerrrecov CREG_IDX(IBLinkErrRecoveryCnt) | |
149 | #define cr_iblinkdown CREG_IDX(IBLinkDownedCnt) | |
150 | #define cr_ibsymbolerr CREG_IDX(IBSymbolErrCnt) | |
151 | ||
152 | #define SYM_RMASK(regname, fldname) ((u64) \ | |
153 | QIB_6120_##regname##_##fldname##_RMASK) | |
154 | #define SYM_MASK(regname, fldname) ((u64) \ | |
155 | QIB_6120_##regname##_##fldname##_RMASK << \ | |
156 | QIB_6120_##regname##_##fldname##_LSB) | |
157 | #define SYM_LSB(regname, fldname) (QIB_6120_##regname##_##fldname##_LSB) | |
158 | ||
159 | #define SYM_FIELD(value, regname, fldname) ((u64) \ | |
160 | (((value) >> SYM_LSB(regname, fldname)) & \ | |
161 | SYM_RMASK(regname, fldname))) | |
162 | #define ERR_MASK(fldname) SYM_MASK(ErrMask, fldname##Mask) | |
163 | #define HWE_MASK(fldname) SYM_MASK(HwErrMask, fldname##Mask) | |
164 | ||
165 | /* link training states, from IBC */ | |
166 | #define IB_6120_LT_STATE_DISABLED 0x00 | |
167 | #define IB_6120_LT_STATE_LINKUP 0x01 | |
168 | #define IB_6120_LT_STATE_POLLACTIVE 0x02 | |
169 | #define IB_6120_LT_STATE_POLLQUIET 0x03 | |
170 | #define IB_6120_LT_STATE_SLEEPDELAY 0x04 | |
171 | #define IB_6120_LT_STATE_SLEEPQUIET 0x05 | |
172 | #define IB_6120_LT_STATE_CFGDEBOUNCE 0x08 | |
173 | #define IB_6120_LT_STATE_CFGRCVFCFG 0x09 | |
174 | #define IB_6120_LT_STATE_CFGWAITRMT 0x0a | |
175 | #define IB_6120_LT_STATE_CFGIDLE 0x0b | |
176 | #define IB_6120_LT_STATE_RECOVERRETRAIN 0x0c | |
177 | #define IB_6120_LT_STATE_RECOVERWAITRMT 0x0e | |
178 | #define IB_6120_LT_STATE_RECOVERIDLE 0x0f | |
179 | ||
180 | /* link state machine states from IBC */ | |
181 | #define IB_6120_L_STATE_DOWN 0x0 | |
182 | #define IB_6120_L_STATE_INIT 0x1 | |
183 | #define IB_6120_L_STATE_ARM 0x2 | |
184 | #define IB_6120_L_STATE_ACTIVE 0x3 | |
185 | #define IB_6120_L_STATE_ACT_DEFER 0x4 | |
186 | ||
187 | static const u8 qib_6120_physportstate[0x20] = { | |
188 | [IB_6120_LT_STATE_DISABLED] = IB_PHYSPORTSTATE_DISABLED, | |
189 | [IB_6120_LT_STATE_LINKUP] = IB_PHYSPORTSTATE_LINKUP, | |
190 | [IB_6120_LT_STATE_POLLACTIVE] = IB_PHYSPORTSTATE_POLL, | |
191 | [IB_6120_LT_STATE_POLLQUIET] = IB_PHYSPORTSTATE_POLL, | |
192 | [IB_6120_LT_STATE_SLEEPDELAY] = IB_PHYSPORTSTATE_SLEEP, | |
193 | [IB_6120_LT_STATE_SLEEPQUIET] = IB_PHYSPORTSTATE_SLEEP, | |
194 | [IB_6120_LT_STATE_CFGDEBOUNCE] = | |
195 | IB_PHYSPORTSTATE_CFG_TRAIN, | |
196 | [IB_6120_LT_STATE_CFGRCVFCFG] = | |
197 | IB_PHYSPORTSTATE_CFG_TRAIN, | |
198 | [IB_6120_LT_STATE_CFGWAITRMT] = | |
199 | IB_PHYSPORTSTATE_CFG_TRAIN, | |
200 | [IB_6120_LT_STATE_CFGIDLE] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
201 | [IB_6120_LT_STATE_RECOVERRETRAIN] = | |
202 | IB_PHYSPORTSTATE_LINK_ERR_RECOVER, | |
203 | [IB_6120_LT_STATE_RECOVERWAITRMT] = | |
204 | IB_PHYSPORTSTATE_LINK_ERR_RECOVER, | |
205 | [IB_6120_LT_STATE_RECOVERIDLE] = | |
206 | IB_PHYSPORTSTATE_LINK_ERR_RECOVER, | |
207 | [0x10] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
208 | [0x11] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
209 | [0x12] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
210 | [0x13] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
211 | [0x14] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
212 | [0x15] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
213 | [0x16] = IB_PHYSPORTSTATE_CFG_TRAIN, | |
214 | [0x17] = IB_PHYSPORTSTATE_CFG_TRAIN | |
215 | }; | |
216 | ||
217 | ||
218 | struct qib_chip_specific { | |
219 | u64 __iomem *cregbase; | |
220 | u64 *cntrs; | |
221 | u64 *portcntrs; | |
222 | void *dummy_hdrq; /* used after ctxt close */ | |
223 | dma_addr_t dummy_hdrq_phys; | |
224 | spinlock_t kernel_tid_lock; /* no back to back kernel TID writes */ | |
225 | spinlock_t user_tid_lock; /* no back to back user TID writes */ | |
226 | spinlock_t rcvmod_lock; /* protect rcvctrl shadow changes */ | |
227 | spinlock_t gpio_lock; /* RMW of shadows/regs for ExtCtrl and GPIO */ | |
228 | u64 hwerrmask; | |
229 | u64 errormask; | |
230 | u64 gpio_out; /* shadow of kr_gpio_out, for rmw ops */ | |
231 | u64 gpio_mask; /* shadow the gpio mask register */ | |
232 | u64 extctrl; /* shadow the gpio output enable, etc... */ | |
233 | /* | |
234 | * these 5 fields are used to establish deltas for IB symbol | |
235 | * errors and linkrecovery errors. They can be reported on | |
236 | * some chips during link negotiation prior to INIT, and with | |
237 | * DDR when faking DDR negotiations with non-IBTA switches. | |
238 | * The chip counters are adjusted at driver unload if there is | |
239 | * a non-zero delta. | |
240 | */ | |
241 | u64 ibdeltainprog; | |
242 | u64 ibsymdelta; | |
243 | u64 ibsymsnap; | |
244 | u64 iblnkerrdelta; | |
245 | u64 iblnkerrsnap; | |
246 | u64 ibcctrl; /* shadow for kr_ibcctrl */ | |
247 | u32 lastlinkrecov; /* link recovery issue */ | |
248 | int irq; | |
249 | u32 cntrnamelen; | |
250 | u32 portcntrnamelen; | |
251 | u32 ncntrs; | |
252 | u32 nportcntrs; | |
253 | /* used with gpio interrupts to implement IB counters */ | |
254 | u32 rxfc_unsupvl_errs; | |
255 | u32 overrun_thresh_errs; | |
256 | /* | |
257 | * these count only cases where _successive_ LocalLinkIntegrity | |
258 | * errors were seen in the receive headers of IB standard packets | |
259 | */ | |
260 | u32 lli_errs; | |
261 | u32 lli_counter; | |
262 | u64 lli_thresh; | |
263 | u64 sword; /* total dwords sent (sample result) */ | |
264 | u64 rword; /* total dwords received (sample result) */ | |
265 | u64 spkts; /* total packets sent (sample result) */ | |
266 | u64 rpkts; /* total packets received (sample result) */ | |
267 | u64 xmit_wait; /* # of ticks no data sent (sample result) */ | |
268 | struct timer_list pma_timer; | |
269 | char emsgbuf[128]; | |
270 | char bitsmsgbuf[64]; | |
271 | u8 pma_sample_status; | |
272 | }; | |
273 | ||
274 | /* ibcctrl bits */ | |
275 | #define QLOGIC_IB_IBCC_LINKINITCMD_DISABLE 1 | |
276 | /* cycle through TS1/TS2 till OK */ | |
277 | #define QLOGIC_IB_IBCC_LINKINITCMD_POLL 2 | |
278 | /* wait for TS1, then go on */ | |
279 | #define QLOGIC_IB_IBCC_LINKINITCMD_SLEEP 3 | |
280 | #define QLOGIC_IB_IBCC_LINKINITCMD_SHIFT 16 | |
281 | ||
282 | #define QLOGIC_IB_IBCC_LINKCMD_DOWN 1 /* move to 0x11 */ | |
283 | #define QLOGIC_IB_IBCC_LINKCMD_ARMED 2 /* move to 0x21 */ | |
284 | #define QLOGIC_IB_IBCC_LINKCMD_ACTIVE 3 /* move to 0x31 */ | |
285 | #define QLOGIC_IB_IBCC_LINKCMD_SHIFT 18 | |
286 | ||
287 | /* | |
288 | * We could have a single register get/put routine, that takes a group type, | |
289 | * but this is somewhat clearer and cleaner. It also gives us some error | |
290 | * checking. 64 bit register reads should always work, but are inefficient | |
291 | * on opteron (the northbridge always generates 2 separate HT 32 bit reads), | |
292 | * so we use kreg32 wherever possible. User register and counter register | |
293 | * reads are always 32 bit reads, so only one form of those routines. | |
294 | */ | |
295 | ||
296 | /** | |
297 | * qib_read_ureg32 - read 32-bit virtualized per-context register | |
298 | * @dd: device | |
299 | * @regno: register number | |
300 | * @ctxt: context number | |
301 | * | |
302 | * Return the contents of a register that is virtualized to be per context. | |
303 | * Returns -1 on errors (not distinguishable from valid contents at | |
304 | * runtime; we may add a separate error variable at some point). | |
305 | */ | |
306 | static inline u32 qib_read_ureg32(const struct qib_devdata *dd, | |
307 | enum qib_ureg regno, int ctxt) | |
308 | { | |
309 | if (!dd->kregbase || !(dd->flags & QIB_PRESENT)) | |
310 | return 0; | |
311 | ||
312 | if (dd->userbase) | |
313 | return readl(regno + (u64 __iomem *) | |
314 | ((char __iomem *)dd->userbase + | |
315 | dd->ureg_align * ctxt)); | |
316 | else | |
317 | return readl(regno + (u64 __iomem *) | |
318 | (dd->uregbase + | |
319 | (char __iomem *)dd->kregbase + | |
320 | dd->ureg_align * ctxt)); | |
321 | } | |
322 | ||
323 | /** | |
324 | * qib_write_ureg - write 32-bit virtualized per-context register | |
325 | * @dd: device | |
326 | * @regno: register number | |
327 | * @value: value | |
328 | * @ctxt: context | |
329 | * | |
330 | * Write the contents of a register that is virtualized to be per context. | |
331 | */ | |
332 | static inline void qib_write_ureg(const struct qib_devdata *dd, | |
333 | enum qib_ureg regno, u64 value, int ctxt) | |
334 | { | |
335 | u64 __iomem *ubase; | |
da12c1f6 | 336 | |
f931551b RC |
337 | if (dd->userbase) |
338 | ubase = (u64 __iomem *) | |
339 | ((char __iomem *) dd->userbase + | |
340 | dd->ureg_align * ctxt); | |
341 | else | |
342 | ubase = (u64 __iomem *) | |
343 | (dd->uregbase + | |
344 | (char __iomem *) dd->kregbase + | |
345 | dd->ureg_align * ctxt); | |
346 | ||
347 | if (dd->kregbase && (dd->flags & QIB_PRESENT)) | |
348 | writeq(value, &ubase[regno]); | |
349 | } | |
350 | ||
351 | static inline u32 qib_read_kreg32(const struct qib_devdata *dd, | |
352 | const u16 regno) | |
353 | { | |
354 | if (!dd->kregbase || !(dd->flags & QIB_PRESENT)) | |
355 | return -1; | |
356 | return readl((u32 __iomem *)&dd->kregbase[regno]); | |
357 | } | |
358 | ||
359 | static inline u64 qib_read_kreg64(const struct qib_devdata *dd, | |
360 | const u16 regno) | |
361 | { | |
362 | if (!dd->kregbase || !(dd->flags & QIB_PRESENT)) | |
363 | return -1; | |
364 | ||
365 | return readq(&dd->kregbase[regno]); | |
366 | } | |
367 | ||
368 | static inline void qib_write_kreg(const struct qib_devdata *dd, | |
369 | const u16 regno, u64 value) | |
370 | { | |
371 | if (dd->kregbase && (dd->flags & QIB_PRESENT)) | |
372 | writeq(value, &dd->kregbase[regno]); | |
373 | } | |
374 | ||
375 | /** | |
376 | * qib_write_kreg_ctxt - write a device's per-ctxt 64-bit kernel register | |
377 | * @dd: the qlogic_ib device | |
378 | * @regno: the register number to write | |
379 | * @ctxt: the context containing the register | |
380 | * @value: the value to write | |
381 | */ | |
382 | static inline void qib_write_kreg_ctxt(const struct qib_devdata *dd, | |
383 | const u16 regno, unsigned ctxt, | |
384 | u64 value) | |
385 | { | |
386 | qib_write_kreg(dd, regno + ctxt, value); | |
387 | } | |
388 | ||
389 | static inline void write_6120_creg(const struct qib_devdata *dd, | |
390 | u16 regno, u64 value) | |
391 | { | |
392 | if (dd->cspec->cregbase && (dd->flags & QIB_PRESENT)) | |
393 | writeq(value, &dd->cspec->cregbase[regno]); | |
394 | } | |
395 | ||
396 | static inline u64 read_6120_creg(const struct qib_devdata *dd, u16 regno) | |
397 | { | |
398 | if (!dd->cspec->cregbase || !(dd->flags & QIB_PRESENT)) | |
399 | return 0; | |
400 | return readq(&dd->cspec->cregbase[regno]); | |
401 | } | |
402 | ||
403 | static inline u32 read_6120_creg32(const struct qib_devdata *dd, u16 regno) | |
404 | { | |
405 | if (!dd->cspec->cregbase || !(dd->flags & QIB_PRESENT)) | |
406 | return 0; | |
407 | return readl(&dd->cspec->cregbase[regno]); | |
408 | } | |
409 | ||
410 | /* kr_control bits */ | |
411 | #define QLOGIC_IB_C_RESET 1U | |
412 | ||
413 | /* kr_intstatus, kr_intclear, kr_intmask bits */ | |
414 | #define QLOGIC_IB_I_RCVURG_MASK ((1U << 5) - 1) | |
415 | #define QLOGIC_IB_I_RCVURG_SHIFT 0 | |
416 | #define QLOGIC_IB_I_RCVAVAIL_MASK ((1U << 5) - 1) | |
417 | #define QLOGIC_IB_I_RCVAVAIL_SHIFT 12 | |
418 | ||
419 | #define QLOGIC_IB_C_FREEZEMODE 0x00000002 | |
420 | #define QLOGIC_IB_C_LINKENABLE 0x00000004 | |
421 | #define QLOGIC_IB_I_ERROR 0x0000000080000000ULL | |
422 | #define QLOGIC_IB_I_SPIOSENT 0x0000000040000000ULL | |
423 | #define QLOGIC_IB_I_SPIOBUFAVAIL 0x0000000020000000ULL | |
424 | #define QLOGIC_IB_I_GPIO 0x0000000010000000ULL | |
425 | #define QLOGIC_IB_I_BITSEXTANT \ | |
426 | ((QLOGIC_IB_I_RCVURG_MASK << QLOGIC_IB_I_RCVURG_SHIFT) | \ | |
427 | (QLOGIC_IB_I_RCVAVAIL_MASK << \ | |
428 | QLOGIC_IB_I_RCVAVAIL_SHIFT) | \ | |
429 | QLOGIC_IB_I_ERROR | QLOGIC_IB_I_SPIOSENT | \ | |
430 | QLOGIC_IB_I_SPIOBUFAVAIL | QLOGIC_IB_I_GPIO) | |
431 | ||
432 | /* kr_hwerrclear, kr_hwerrmask, kr_hwerrstatus, bits */ | |
433 | #define QLOGIC_IB_HWE_PCIEMEMPARITYERR_MASK 0x000000000000003fULL | |
434 | #define QLOGIC_IB_HWE_PCIEMEMPARITYERR_SHIFT 0 | |
435 | #define QLOGIC_IB_HWE_PCIEPOISONEDTLP 0x0000000010000000ULL | |
436 | #define QLOGIC_IB_HWE_PCIECPLTIMEOUT 0x0000000020000000ULL | |
437 | #define QLOGIC_IB_HWE_PCIEBUSPARITYXTLH 0x0000000040000000ULL | |
438 | #define QLOGIC_IB_HWE_PCIEBUSPARITYXADM 0x0000000080000000ULL | |
439 | #define QLOGIC_IB_HWE_PCIEBUSPARITYRADM 0x0000000100000000ULL | |
440 | #define QLOGIC_IB_HWE_COREPLL_FBSLIP 0x0080000000000000ULL | |
441 | #define QLOGIC_IB_HWE_COREPLL_RFSLIP 0x0100000000000000ULL | |
442 | #define QLOGIC_IB_HWE_PCIE1PLLFAILED 0x0400000000000000ULL | |
443 | #define QLOGIC_IB_HWE_PCIE0PLLFAILED 0x0800000000000000ULL | |
444 | #define QLOGIC_IB_HWE_SERDESPLLFAILED 0x1000000000000000ULL | |
445 | ||
446 | ||
447 | /* kr_extstatus bits */ | |
448 | #define QLOGIC_IB_EXTS_FREQSEL 0x2 | |
449 | #define QLOGIC_IB_EXTS_SERDESSEL 0x4 | |
450 | #define QLOGIC_IB_EXTS_MEMBIST_ENDTEST 0x0000000000004000 | |
451 | #define QLOGIC_IB_EXTS_MEMBIST_FOUND 0x0000000000008000 | |
452 | ||
453 | /* kr_xgxsconfig bits */ | |
454 | #define QLOGIC_IB_XGXS_RESET 0x5ULL | |
455 | ||
456 | #define _QIB_GPIO_SDA_NUM 1 | |
457 | #define _QIB_GPIO_SCL_NUM 0 | |
458 | ||
459 | /* Bits in GPIO for the added IB link interrupts */ | |
460 | #define GPIO_RXUVL_BIT 3 | |
461 | #define GPIO_OVRUN_BIT 4 | |
462 | #define GPIO_LLI_BIT 5 | |
463 | #define GPIO_ERRINTR_MASK 0x38 | |
464 | ||
465 | ||
466 | #define QLOGIC_IB_RT_BUFSIZE_MASK 0xe0000000ULL | |
467 | #define QLOGIC_IB_RT_BUFSIZE_SHIFTVAL(tid) \ | |
468 | ((((tid) & QLOGIC_IB_RT_BUFSIZE_MASK) >> 29) + 11 - 1) | |
469 | #define QLOGIC_IB_RT_BUFSIZE(tid) (1 << QLOGIC_IB_RT_BUFSIZE_SHIFTVAL(tid)) | |
470 | #define QLOGIC_IB_RT_IS_VALID(tid) \ | |
471 | (((tid) & QLOGIC_IB_RT_BUFSIZE_MASK) && \ | |
472 | ((((tid) & QLOGIC_IB_RT_BUFSIZE_MASK) != QLOGIC_IB_RT_BUFSIZE_MASK))) | |
473 | #define QLOGIC_IB_RT_ADDR_MASK 0x1FFFFFFFULL /* 29 bits valid */ | |
474 | #define QLOGIC_IB_RT_ADDR_SHIFT 10 | |
475 | ||
476 | #define QLOGIC_IB_R_INTRAVAIL_SHIFT 16 | |
477 | #define QLOGIC_IB_R_TAILUPD_SHIFT 31 | |
478 | #define IBA6120_R_PKEY_DIS_SHIFT 30 | |
479 | ||
480 | #define PBC_6120_VL15_SEND_CTRL (1ULL << 31) /* pbc; VL15; link_buf only */ | |
481 | ||
482 | #define IBCBUSFRSPCPARITYERR HWE_MASK(IBCBusFromSPCParityErr) | |
483 | #define IBCBUSTOSPCPARITYERR HWE_MASK(IBCBusToSPCParityErr) | |
484 | ||
485 | #define SYM_MASK_BIT(regname, fldname, bit) ((u64) \ | |
486 | ((1ULL << (SYM_LSB(regname, fldname) + (bit))))) | |
487 | ||
488 | #define TXEMEMPARITYERR_PIOBUF \ | |
489 | SYM_MASK_BIT(HwErrMask, TXEMemParityErrMask, 0) | |
490 | #define TXEMEMPARITYERR_PIOPBC \ | |
491 | SYM_MASK_BIT(HwErrMask, TXEMemParityErrMask, 1) | |
492 | #define TXEMEMPARITYERR_PIOLAUNCHFIFO \ | |
493 | SYM_MASK_BIT(HwErrMask, TXEMemParityErrMask, 2) | |
494 | ||
495 | #define RXEMEMPARITYERR_RCVBUF \ | |
496 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 0) | |
497 | #define RXEMEMPARITYERR_LOOKUPQ \ | |
498 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 1) | |
499 | #define RXEMEMPARITYERR_EXPTID \ | |
500 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 2) | |
501 | #define RXEMEMPARITYERR_EAGERTID \ | |
502 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 3) | |
503 | #define RXEMEMPARITYERR_FLAGBUF \ | |
504 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 4) | |
505 | #define RXEMEMPARITYERR_DATAINFO \ | |
506 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 5) | |
507 | #define RXEMEMPARITYERR_HDRINFO \ | |
508 | SYM_MASK_BIT(HwErrMask, RXEMemParityErrMask, 6) | |
509 | ||
510 | /* 6120 specific hardware errors... */ | |
511 | static const struct qib_hwerror_msgs qib_6120_hwerror_msgs[] = { | |
512 | /* generic hardware errors */ | |
513 | QLOGIC_IB_HWE_MSG(IBCBUSFRSPCPARITYERR, "QIB2IB Parity"), | |
514 | QLOGIC_IB_HWE_MSG(IBCBUSTOSPCPARITYERR, "IB2QIB Parity"), | |
515 | ||
516 | QLOGIC_IB_HWE_MSG(TXEMEMPARITYERR_PIOBUF, | |
517 | "TXE PIOBUF Memory Parity"), | |
518 | QLOGIC_IB_HWE_MSG(TXEMEMPARITYERR_PIOPBC, | |
519 | "TXE PIOPBC Memory Parity"), | |
520 | QLOGIC_IB_HWE_MSG(TXEMEMPARITYERR_PIOLAUNCHFIFO, | |
521 | "TXE PIOLAUNCHFIFO Memory Parity"), | |
522 | ||
523 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_RCVBUF, | |
524 | "RXE RCVBUF Memory Parity"), | |
525 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_LOOKUPQ, | |
526 | "RXE LOOKUPQ Memory Parity"), | |
527 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_EAGERTID, | |
528 | "RXE EAGERTID Memory Parity"), | |
529 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_EXPTID, | |
530 | "RXE EXPTID Memory Parity"), | |
531 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_FLAGBUF, | |
532 | "RXE FLAGBUF Memory Parity"), | |
533 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_DATAINFO, | |
534 | "RXE DATAINFO Memory Parity"), | |
535 | QLOGIC_IB_HWE_MSG(RXEMEMPARITYERR_HDRINFO, | |
536 | "RXE HDRINFO Memory Parity"), | |
537 | ||
538 | /* chip-specific hardware errors */ | |
539 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIEPOISONEDTLP, | |
540 | "PCIe Poisoned TLP"), | |
541 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIECPLTIMEOUT, | |
542 | "PCIe completion timeout"), | |
543 | /* | |
544 | * In practice, it's unlikely wthat we'll see PCIe PLL, or bus | |
545 | * parity or memory parity error failures, because most likely we | |
546 | * won't be able to talk to the core of the chip. Nonetheless, we | |
547 | * might see them, if they are in parts of the PCIe core that aren't | |
548 | * essential. | |
549 | */ | |
550 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIE1PLLFAILED, | |
551 | "PCIePLL1"), | |
552 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIE0PLLFAILED, | |
553 | "PCIePLL0"), | |
554 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIEBUSPARITYXTLH, | |
555 | "PCIe XTLH core parity"), | |
556 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIEBUSPARITYXADM, | |
557 | "PCIe ADM TX core parity"), | |
558 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_PCIEBUSPARITYRADM, | |
559 | "PCIe ADM RX core parity"), | |
560 | QLOGIC_IB_HWE_MSG(QLOGIC_IB_HWE_SERDESPLLFAILED, | |
561 | "SerDes PLL"), | |
562 | }; | |
563 | ||
564 | #define TXE_PIO_PARITY (TXEMEMPARITYERR_PIOBUF | TXEMEMPARITYERR_PIOPBC) | |
565 | #define _QIB_PLL_FAIL (QLOGIC_IB_HWE_COREPLL_FBSLIP | \ | |
566 | QLOGIC_IB_HWE_COREPLL_RFSLIP) | |
567 | ||
568 | /* variables for sanity checking interrupt and errors */ | |
569 | #define IB_HWE_BITSEXTANT \ | |
570 | (HWE_MASK(RXEMemParityErr) | \ | |
571 | HWE_MASK(TXEMemParityErr) | \ | |
572 | (QLOGIC_IB_HWE_PCIEMEMPARITYERR_MASK << \ | |
573 | QLOGIC_IB_HWE_PCIEMEMPARITYERR_SHIFT) | \ | |
574 | QLOGIC_IB_HWE_PCIE1PLLFAILED | \ | |
575 | QLOGIC_IB_HWE_PCIE0PLLFAILED | \ | |
576 | QLOGIC_IB_HWE_PCIEPOISONEDTLP | \ | |
577 | QLOGIC_IB_HWE_PCIECPLTIMEOUT | \ | |
578 | QLOGIC_IB_HWE_PCIEBUSPARITYXTLH | \ | |
579 | QLOGIC_IB_HWE_PCIEBUSPARITYXADM | \ | |
580 | QLOGIC_IB_HWE_PCIEBUSPARITYRADM | \ | |
581 | HWE_MASK(PowerOnBISTFailed) | \ | |
582 | QLOGIC_IB_HWE_COREPLL_FBSLIP | \ | |
583 | QLOGIC_IB_HWE_COREPLL_RFSLIP | \ | |
584 | QLOGIC_IB_HWE_SERDESPLLFAILED | \ | |
585 | HWE_MASK(IBCBusToSPCParityErr) | \ | |
586 | HWE_MASK(IBCBusFromSPCParityErr)) | |
587 | ||
588 | #define IB_E_BITSEXTANT \ | |
589 | (ERR_MASK(RcvFormatErr) | ERR_MASK(RcvVCRCErr) | \ | |
590 | ERR_MASK(RcvICRCErr) | ERR_MASK(RcvMinPktLenErr) | \ | |
591 | ERR_MASK(RcvMaxPktLenErr) | ERR_MASK(RcvLongPktLenErr) | \ | |
592 | ERR_MASK(RcvShortPktLenErr) | ERR_MASK(RcvUnexpectedCharErr) | \ | |
593 | ERR_MASK(RcvUnsupportedVLErr) | ERR_MASK(RcvEBPErr) | \ | |
594 | ERR_MASK(RcvIBFlowErr) | ERR_MASK(RcvBadVersionErr) | \ | |
595 | ERR_MASK(RcvEgrFullErr) | ERR_MASK(RcvHdrFullErr) | \ | |
596 | ERR_MASK(RcvBadTidErr) | ERR_MASK(RcvHdrLenErr) | \ | |
597 | ERR_MASK(RcvHdrErr) | ERR_MASK(RcvIBLostLinkErr) | \ | |
598 | ERR_MASK(SendMinPktLenErr) | ERR_MASK(SendMaxPktLenErr) | \ | |
599 | ERR_MASK(SendUnderRunErr) | ERR_MASK(SendPktLenErr) | \ | |
600 | ERR_MASK(SendDroppedSmpPktErr) | \ | |
601 | ERR_MASK(SendDroppedDataPktErr) | \ | |
602 | ERR_MASK(SendPioArmLaunchErr) | \ | |
603 | ERR_MASK(SendUnexpectedPktNumErr) | \ | |
604 | ERR_MASK(SendUnsupportedVLErr) | ERR_MASK(IBStatusChanged) | \ | |
605 | ERR_MASK(InvalidAddrErr) | ERR_MASK(ResetNegated) | \ | |
606 | ERR_MASK(HardwareErr)) | |
607 | ||
608 | #define QLOGIC_IB_E_PKTERRS ( \ | |
609 | ERR_MASK(SendPktLenErr) | \ | |
610 | ERR_MASK(SendDroppedDataPktErr) | \ | |
611 | ERR_MASK(RcvVCRCErr) | \ | |
612 | ERR_MASK(RcvICRCErr) | \ | |
613 | ERR_MASK(RcvShortPktLenErr) | \ | |
614 | ERR_MASK(RcvEBPErr)) | |
615 | ||
616 | /* These are all rcv-related errors which we want to count for stats */ | |
617 | #define E_SUM_PKTERRS \ | |
618 | (ERR_MASK(RcvHdrLenErr) | ERR_MASK(RcvBadTidErr) | \ | |
619 | ERR_MASK(RcvBadVersionErr) | ERR_MASK(RcvHdrErr) | \ | |
620 | ERR_MASK(RcvLongPktLenErr) | ERR_MASK(RcvShortPktLenErr) | \ | |
621 | ERR_MASK(RcvMaxPktLenErr) | ERR_MASK(RcvMinPktLenErr) | \ | |
622 | ERR_MASK(RcvFormatErr) | ERR_MASK(RcvUnsupportedVLErr) | \ | |
623 | ERR_MASK(RcvUnexpectedCharErr) | ERR_MASK(RcvEBPErr)) | |
624 | ||
625 | /* These are all send-related errors which we want to count for stats */ | |
626 | #define E_SUM_ERRS \ | |
627 | (ERR_MASK(SendPioArmLaunchErr) | \ | |
628 | ERR_MASK(SendUnexpectedPktNumErr) | \ | |
629 | ERR_MASK(SendDroppedDataPktErr) | \ | |
630 | ERR_MASK(SendDroppedSmpPktErr) | \ | |
631 | ERR_MASK(SendMaxPktLenErr) | ERR_MASK(SendUnsupportedVLErr) | \ | |
632 | ERR_MASK(SendMinPktLenErr) | ERR_MASK(SendPktLenErr) | \ | |
633 | ERR_MASK(InvalidAddrErr)) | |
634 | ||
635 | /* | |
636 | * this is similar to E_SUM_ERRS, but can't ignore armlaunch, don't ignore | |
637 | * errors not related to freeze and cancelling buffers. Can't ignore | |
638 | * armlaunch because could get more while still cleaning up, and need | |
639 | * to cancel those as they happen. | |
640 | */ | |
641 | #define E_SPKT_ERRS_IGNORE \ | |
642 | (ERR_MASK(SendDroppedDataPktErr) | \ | |
643 | ERR_MASK(SendDroppedSmpPktErr) | \ | |
644 | ERR_MASK(SendMaxPktLenErr) | ERR_MASK(SendMinPktLenErr) | \ | |
645 | ERR_MASK(SendPktLenErr)) | |
646 | ||
647 | /* | |
648 | * these are errors that can occur when the link changes state while | |
649 | * a packet is being sent or received. This doesn't cover things | |
650 | * like EBP or VCRC that can be the result of a sending having the | |
651 | * link change state, so we receive a "known bad" packet. | |
652 | */ | |
653 | #define E_SUM_LINK_PKTERRS \ | |
654 | (ERR_MASK(SendDroppedDataPktErr) | \ | |
655 | ERR_MASK(SendDroppedSmpPktErr) | \ | |
656 | ERR_MASK(SendMinPktLenErr) | ERR_MASK(SendPktLenErr) | \ | |
657 | ERR_MASK(RcvShortPktLenErr) | ERR_MASK(RcvMinPktLenErr) | \ | |
658 | ERR_MASK(RcvUnexpectedCharErr)) | |
659 | ||
660 | static void qib_6120_put_tid_2(struct qib_devdata *, u64 __iomem *, | |
661 | u32, unsigned long); | |
662 | ||
663 | /* | |
664 | * On platforms using this chip, and not having ordered WC stores, we | |
665 | * can get TXE parity errors due to speculative reads to the PIO buffers, | |
666 | * and this, due to a chip issue can result in (many) false parity error | |
667 | * reports. So it's a debug print on those, and an info print on systems | |
668 | * where the speculative reads don't occur. | |
669 | */ | |
670 | static void qib_6120_txe_recover(struct qib_devdata *dd) | |
671 | { | |
672 | if (!qib_unordered_wc()) | |
673 | qib_devinfo(dd->pcidev, | |
674 | "Recovering from TXE PIO parity error\n"); | |
675 | } | |
676 | ||
677 | /* enable/disable chip from delivering interrupts */ | |
678 | static void qib_6120_set_intr_state(struct qib_devdata *dd, u32 enable) | |
679 | { | |
680 | if (enable) { | |
681 | if (dd->flags & QIB_BADINTR) | |
682 | return; | |
683 | qib_write_kreg(dd, kr_intmask, ~0ULL); | |
684 | /* force re-interrupt of any pending interrupts. */ | |
685 | qib_write_kreg(dd, kr_intclear, 0ULL); | |
686 | } else | |
687 | qib_write_kreg(dd, kr_intmask, 0ULL); | |
688 | } | |
689 | ||
690 | /* | |
691 | * Try to cleanup as much as possible for anything that might have gone | |
692 | * wrong while in freeze mode, such as pio buffers being written by user | |
693 | * processes (causing armlaunch), send errors due to going into freeze mode, | |
694 | * etc., and try to avoid causing extra interrupts while doing so. | |
695 | * Forcibly update the in-memory pioavail register copies after cleanup | |
696 | * because the chip won't do it while in freeze mode (the register values | |
697 | * themselves are kept correct). | |
698 | * Make sure that we don't lose any important interrupts by using the chip | |
699 | * feature that says that writing 0 to a bit in *clear that is set in | |
700 | * *status will cause an interrupt to be generated again (if allowed by | |
701 | * the *mask value). | |
702 | * This is in chip-specific code because of all of the register accesses, | |
703 | * even though the details are similar on most chips | |
704 | */ | |
705 | static void qib_6120_clear_freeze(struct qib_devdata *dd) | |
706 | { | |
707 | /* disable error interrupts, to avoid confusion */ | |
708 | qib_write_kreg(dd, kr_errmask, 0ULL); | |
709 | ||
710 | /* also disable interrupts; errormask is sometimes overwriten */ | |
711 | qib_6120_set_intr_state(dd, 0); | |
712 | ||
713 | qib_cancel_sends(dd->pport); | |
714 | ||
715 | /* clear the freeze, and be sure chip saw it */ | |
716 | qib_write_kreg(dd, kr_control, dd->control); | |
717 | qib_read_kreg32(dd, kr_scratch); | |
718 | ||
719 | /* force in-memory update now we are out of freeze */ | |
720 | qib_force_pio_avail_update(dd); | |
721 | ||
722 | /* | |
723 | * force new interrupt if any hwerr, error or interrupt bits are | |
724 | * still set, and clear "safe" send packet errors related to freeze | |
725 | * and cancelling sends. Re-enable error interrupts before possible | |
726 | * force of re-interrupt on pending interrupts. | |
727 | */ | |
728 | qib_write_kreg(dd, kr_hwerrclear, 0ULL); | |
729 | qib_write_kreg(dd, kr_errclear, E_SPKT_ERRS_IGNORE); | |
730 | qib_write_kreg(dd, kr_errmask, dd->cspec->errormask); | |
731 | qib_6120_set_intr_state(dd, 1); | |
732 | } | |
733 | ||
734 | /** | |
735 | * qib_handle_6120_hwerrors - display hardware errors. | |
736 | * @dd: the qlogic_ib device | |
737 | * @msg: the output buffer | |
738 | * @msgl: the size of the output buffer | |
739 | * | |
740 | * Use same msg buffer as regular errors to avoid excessive stack | |
741 | * use. Most hardware errors are catastrophic, but for right now, | |
742 | * we'll print them and continue. Reuse the same message buffer as | |
743 | * handle_6120_errors() to avoid excessive stack usage. | |
744 | */ | |
745 | static void qib_handle_6120_hwerrors(struct qib_devdata *dd, char *msg, | |
746 | size_t msgl) | |
747 | { | |
748 | u64 hwerrs; | |
749 | u32 bits, ctrl; | |
750 | int isfatal = 0; | |
751 | char *bitsmsg; | |
752 | int log_idx; | |
753 | ||
754 | hwerrs = qib_read_kreg64(dd, kr_hwerrstatus); | |
755 | if (!hwerrs) | |
756 | return; | |
757 | if (hwerrs == ~0ULL) { | |
7fac3301 MM |
758 | qib_dev_err(dd, |
759 | "Read of hardware error status failed (all bits set); ignoring\n"); | |
f931551b RC |
760 | return; |
761 | } | |
762 | qib_stats.sps_hwerrs++; | |
763 | ||
764 | /* Always clear the error status register, except MEMBISTFAIL, | |
765 | * regardless of whether we continue or stop using the chip. | |
766 | * We want that set so we know it failed, even across driver reload. | |
767 | * We'll still ignore it in the hwerrmask. We do this partly for | |
768 | * diagnostics, but also for support */ | |
769 | qib_write_kreg(dd, kr_hwerrclear, | |
770 | hwerrs & ~HWE_MASK(PowerOnBISTFailed)); | |
771 | ||
772 | hwerrs &= dd->cspec->hwerrmask; | |
773 | ||
774 | /* We log some errors to EEPROM, check if we have any of those. */ | |
775 | for (log_idx = 0; log_idx < QIB_EEP_LOG_CNT; ++log_idx) | |
776 | if (hwerrs & dd->eep_st_masks[log_idx].hwerrs_to_log) | |
777 | qib_inc_eeprom_err(dd, log_idx, 1); | |
778 | ||
779 | /* | |
780 | * Make sure we get this much out, unless told to be quiet, | |
781 | * or it's occurred within the last 5 seconds. | |
782 | */ | |
783 | if (hwerrs & ~(TXE_PIO_PARITY | RXEMEMPARITYERR_EAGERTID)) | |
7fac3301 MM |
784 | qib_devinfo(dd->pcidev, |
785 | "Hardware error: hwerr=0x%llx (cleared)\n", | |
786 | (unsigned long long) hwerrs); | |
f931551b RC |
787 | |
788 | if (hwerrs & ~IB_HWE_BITSEXTANT) | |
7fac3301 MM |
789 | qib_dev_err(dd, |
790 | "hwerror interrupt with unknown errors %llx set\n", | |
791 | (unsigned long long)(hwerrs & ~IB_HWE_BITSEXTANT)); | |
f931551b RC |
792 | |
793 | ctrl = qib_read_kreg32(dd, kr_control); | |
794 | if ((ctrl & QLOGIC_IB_C_FREEZEMODE) && !dd->diag_client) { | |
795 | /* | |
796 | * Parity errors in send memory are recoverable, | |
797 | * just cancel the send (if indicated in * sendbuffererror), | |
798 | * count the occurrence, unfreeze (if no other handled | |
799 | * hardware error bits are set), and continue. They can | |
800 | * occur if a processor speculative read is done to the PIO | |
801 | * buffer while we are sending a packet, for example. | |
802 | */ | |
803 | if (hwerrs & TXE_PIO_PARITY) { | |
804 | qib_6120_txe_recover(dd); | |
805 | hwerrs &= ~TXE_PIO_PARITY; | |
806 | } | |
807 | ||
808 | if (!hwerrs) { | |
809 | static u32 freeze_cnt; | |
810 | ||
811 | freeze_cnt++; | |
812 | qib_6120_clear_freeze(dd); | |
813 | } else | |
814 | isfatal = 1; | |
815 | } | |
816 | ||
817 | *msg = '\0'; | |
818 | ||
819 | if (hwerrs & HWE_MASK(PowerOnBISTFailed)) { | |
820 | isfatal = 1; | |
7fac3301 MM |
821 | strlcat(msg, |
822 | "[Memory BIST test failed, InfiniPath hardware unusable]", | |
823 | msgl); | |
f931551b RC |
824 | /* ignore from now on, so disable until driver reloaded */ |
825 | dd->cspec->hwerrmask &= ~HWE_MASK(PowerOnBISTFailed); | |
826 | qib_write_kreg(dd, kr_hwerrmask, dd->cspec->hwerrmask); | |
827 | } | |
828 | ||
829 | qib_format_hwerrors(hwerrs, qib_6120_hwerror_msgs, | |
830 | ARRAY_SIZE(qib_6120_hwerror_msgs), msg, msgl); | |
831 | ||
832 | bitsmsg = dd->cspec->bitsmsgbuf; | |
833 | if (hwerrs & (QLOGIC_IB_HWE_PCIEMEMPARITYERR_MASK << | |
834 | QLOGIC_IB_HWE_PCIEMEMPARITYERR_SHIFT)) { | |
835 | bits = (u32) ((hwerrs >> | |
836 | QLOGIC_IB_HWE_PCIEMEMPARITYERR_SHIFT) & | |
837 | QLOGIC_IB_HWE_PCIEMEMPARITYERR_MASK); | |
041af0bb | 838 | snprintf(bitsmsg, sizeof(dd->cspec->bitsmsgbuf), |
f931551b RC |
839 | "[PCIe Mem Parity Errs %x] ", bits); |
840 | strlcat(msg, bitsmsg, msgl); | |
841 | } | |
842 | ||
843 | if (hwerrs & _QIB_PLL_FAIL) { | |
844 | isfatal = 1; | |
041af0bb | 845 | snprintf(bitsmsg, sizeof(dd->cspec->bitsmsgbuf), |
f931551b RC |
846 | "[PLL failed (%llx), InfiniPath hardware unusable]", |
847 | (unsigned long long) hwerrs & _QIB_PLL_FAIL); | |
848 | strlcat(msg, bitsmsg, msgl); | |
849 | /* ignore from now on, so disable until driver reloaded */ | |
850 | dd->cspec->hwerrmask &= ~(hwerrs & _QIB_PLL_FAIL); | |
851 | qib_write_kreg(dd, kr_hwerrmask, dd->cspec->hwerrmask); | |
852 | } | |
853 | ||
854 | if (hwerrs & QLOGIC_IB_HWE_SERDESPLLFAILED) { | |
855 | /* | |
856 | * If it occurs, it is left masked since the external | |
857 | * interface is unused | |
858 | */ | |
859 | dd->cspec->hwerrmask &= ~QLOGIC_IB_HWE_SERDESPLLFAILED; | |
860 | qib_write_kreg(dd, kr_hwerrmask, dd->cspec->hwerrmask); | |
861 | } | |
862 | ||
863 | if (hwerrs) | |
864 | /* | |
865 | * if any set that we aren't ignoring; only | |
866 | * make the complaint once, in case it's stuck | |
867 | * or recurring, and we get here multiple | |
868 | * times. | |
869 | */ | |
870 | qib_dev_err(dd, "%s hardware error\n", msg); | |
871 | else | |
872 | *msg = 0; /* recovered from all of them */ | |
873 | ||
874 | if (isfatal && !dd->diag_client) { | |
7fac3301 MM |
875 | qib_dev_err(dd, |
876 | "Fatal Hardware Error, no longer usable, SN %.16s\n", | |
877 | dd->serial); | |
f931551b RC |
878 | /* |
879 | * for /sys status file and user programs to print; if no | |
880 | * trailing brace is copied, we'll know it was truncated. | |
881 | */ | |
882 | if (dd->freezemsg) | |
883 | snprintf(dd->freezemsg, dd->freezelen, | |
884 | "{%s}", msg); | |
885 | qib_disable_after_error(dd); | |
886 | } | |
887 | } | |
888 | ||
889 | /* | |
890 | * Decode the error status into strings, deciding whether to always | |
891 | * print * it or not depending on "normal packet errors" vs everything | |
892 | * else. Return 1 if "real" errors, otherwise 0 if only packet | |
893 | * errors, so caller can decide what to print with the string. | |
894 | */ | |
895 | static int qib_decode_6120_err(struct qib_devdata *dd, char *buf, size_t blen, | |
896 | u64 err) | |
897 | { | |
898 | int iserr = 1; | |
899 | ||
900 | *buf = '\0'; | |
901 | if (err & QLOGIC_IB_E_PKTERRS) { | |
902 | if (!(err & ~QLOGIC_IB_E_PKTERRS)) | |
903 | iserr = 0; | |
904 | if ((err & ERR_MASK(RcvICRCErr)) && | |
905 | !(err&(ERR_MASK(RcvVCRCErr)|ERR_MASK(RcvEBPErr)))) | |
906 | strlcat(buf, "CRC ", blen); | |
907 | if (!iserr) | |
908 | goto done; | |
909 | } | |
910 | if (err & ERR_MASK(RcvHdrLenErr)) | |
911 | strlcat(buf, "rhdrlen ", blen); | |
912 | if (err & ERR_MASK(RcvBadTidErr)) | |
913 | strlcat(buf, "rbadtid ", blen); | |
914 | if (err & ERR_MASK(RcvBadVersionErr)) | |
915 | strlcat(buf, "rbadversion ", blen); | |
916 | if (err & ERR_MASK(RcvHdrErr)) | |
917 | strlcat(buf, "rhdr ", blen); | |
918 | if (err & ERR_MASK(RcvLongPktLenErr)) | |
919 | strlcat(buf, "rlongpktlen ", blen); | |
920 | if (err & ERR_MASK(RcvMaxPktLenErr)) | |
921 | strlcat(buf, "rmaxpktlen ", blen); | |
922 | if (err & ERR_MASK(RcvMinPktLenErr)) | |
923 | strlcat(buf, "rminpktlen ", blen); | |
924 | if (err & ERR_MASK(SendMinPktLenErr)) | |
925 | strlcat(buf, "sminpktlen ", blen); | |
926 | if (err & ERR_MASK(RcvFormatErr)) | |
927 | strlcat(buf, "rformaterr ", blen); | |
928 | if (err & ERR_MASK(RcvUnsupportedVLErr)) | |
929 | strlcat(buf, "runsupvl ", blen); | |
930 | if (err & ERR_MASK(RcvUnexpectedCharErr)) | |
931 | strlcat(buf, "runexpchar ", blen); | |
932 | if (err & ERR_MASK(RcvIBFlowErr)) | |
933 | strlcat(buf, "ribflow ", blen); | |
934 | if (err & ERR_MASK(SendUnderRunErr)) | |
935 | strlcat(buf, "sunderrun ", blen); | |
936 | if (err & ERR_MASK(SendPioArmLaunchErr)) | |
937 | strlcat(buf, "spioarmlaunch ", blen); | |
938 | if (err & ERR_MASK(SendUnexpectedPktNumErr)) | |
939 | strlcat(buf, "sunexperrpktnum ", blen); | |
940 | if (err & ERR_MASK(SendDroppedSmpPktErr)) | |
941 | strlcat(buf, "sdroppedsmppkt ", blen); | |
942 | if (err & ERR_MASK(SendMaxPktLenErr)) | |
943 | strlcat(buf, "smaxpktlen ", blen); | |
944 | if (err & ERR_MASK(SendUnsupportedVLErr)) | |
945 | strlcat(buf, "sunsupVL ", blen); | |
946 | if (err & ERR_MASK(InvalidAddrErr)) | |
947 | strlcat(buf, "invalidaddr ", blen); | |
948 | if (err & ERR_MASK(RcvEgrFullErr)) | |
949 | strlcat(buf, "rcvegrfull ", blen); | |
950 | if (err & ERR_MASK(RcvHdrFullErr)) | |
951 | strlcat(buf, "rcvhdrfull ", blen); | |
952 | if (err & ERR_MASK(IBStatusChanged)) | |
953 | strlcat(buf, "ibcstatuschg ", blen); | |
954 | if (err & ERR_MASK(RcvIBLostLinkErr)) | |
955 | strlcat(buf, "riblostlink ", blen); | |
956 | if (err & ERR_MASK(HardwareErr)) | |
957 | strlcat(buf, "hardware ", blen); | |
958 | if (err & ERR_MASK(ResetNegated)) | |
959 | strlcat(buf, "reset ", blen); | |
960 | done: | |
961 | return iserr; | |
962 | } | |
963 | ||
964 | /* | |
965 | * Called when we might have an error that is specific to a particular | |
966 | * PIO buffer, and may need to cancel that buffer, so it can be re-used. | |
967 | */ | |
968 | static void qib_disarm_6120_senderrbufs(struct qib_pportdata *ppd) | |
969 | { | |
970 | unsigned long sbuf[2]; | |
971 | struct qib_devdata *dd = ppd->dd; | |
972 | ||
973 | /* | |
974 | * It's possible that sendbuffererror could have bits set; might | |
975 | * have already done this as a result of hardware error handling. | |
976 | */ | |
977 | sbuf[0] = qib_read_kreg64(dd, kr_sendbuffererror); | |
978 | sbuf[1] = qib_read_kreg64(dd, kr_sendbuffererror + 1); | |
979 | ||
980 | if (sbuf[0] || sbuf[1]) | |
981 | qib_disarm_piobufs_set(dd, sbuf, | |
982 | dd->piobcnt2k + dd->piobcnt4k); | |
983 | } | |
984 | ||
985 | static int chk_6120_linkrecovery(struct qib_devdata *dd, u64 ibcs) | |
986 | { | |
987 | int ret = 1; | |
988 | u32 ibstate = qib_6120_iblink_state(ibcs); | |
989 | u32 linkrecov = read_6120_creg32(dd, cr_iblinkerrrecov); | |
990 | ||
991 | if (linkrecov != dd->cspec->lastlinkrecov) { | |
992 | /* and no more until active again */ | |
993 | dd->cspec->lastlinkrecov = 0; | |
994 | qib_set_linkstate(dd->pport, QIB_IB_LINKDOWN); | |
995 | ret = 0; | |
996 | } | |
997 | if (ibstate == IB_PORT_ACTIVE) | |
998 | dd->cspec->lastlinkrecov = | |
999 | read_6120_creg32(dd, cr_iblinkerrrecov); | |
1000 | return ret; | |
1001 | } | |
1002 | ||
1003 | static void handle_6120_errors(struct qib_devdata *dd, u64 errs) | |
1004 | { | |
1005 | char *msg; | |
1006 | u64 ignore_this_time = 0; | |
1007 | u64 iserr = 0; | |
1008 | int log_idx; | |
1009 | struct qib_pportdata *ppd = dd->pport; | |
1010 | u64 mask; | |
1011 | ||
1012 | /* don't report errors that are masked */ | |
1013 | errs &= dd->cspec->errormask; | |
1014 | msg = dd->cspec->emsgbuf; | |
1015 | ||
1016 | /* do these first, they are most important */ | |
1017 | if (errs & ERR_MASK(HardwareErr)) | |
041af0bb | 1018 | qib_handle_6120_hwerrors(dd, msg, sizeof(dd->cspec->emsgbuf)); |
f931551b RC |
1019 | else |
1020 | for (log_idx = 0; log_idx < QIB_EEP_LOG_CNT; ++log_idx) | |
1021 | if (errs & dd->eep_st_masks[log_idx].errs_to_log) | |
1022 | qib_inc_eeprom_err(dd, log_idx, 1); | |
1023 | ||
1024 | if (errs & ~IB_E_BITSEXTANT) | |
7fac3301 MM |
1025 | qib_dev_err(dd, |
1026 | "error interrupt with unknown errors %llx set\n", | |
1027 | (unsigned long long) (errs & ~IB_E_BITSEXTANT)); | |
f931551b RC |
1028 | |
1029 | if (errs & E_SUM_ERRS) { | |
1030 | qib_disarm_6120_senderrbufs(ppd); | |
1031 | if ((errs & E_SUM_LINK_PKTERRS) && | |
1032 | !(ppd->lflags & QIBL_LINKACTIVE)) { | |
1033 | /* | |
1034 | * This can happen when trying to bring the link | |
1035 | * up, but the IB link changes state at the "wrong" | |
1036 | * time. The IB logic then complains that the packet | |
1037 | * isn't valid. We don't want to confuse people, so | |
1038 | * we just don't print them, except at debug | |
1039 | */ | |
1040 | ignore_this_time = errs & E_SUM_LINK_PKTERRS; | |
1041 | } | |
1042 | } else if ((errs & E_SUM_LINK_PKTERRS) && | |
1043 | !(ppd->lflags & QIBL_LINKACTIVE)) { | |
1044 | /* | |
1045 | * This can happen when SMA is trying to bring the link | |
1046 | * up, but the IB link changes state at the "wrong" time. | |
1047 | * The IB logic then complains that the packet isn't | |
1048 | * valid. We don't want to confuse people, so we just | |
1049 | * don't print them, except at debug | |
1050 | */ | |
1051 | ignore_this_time = errs & E_SUM_LINK_PKTERRS; | |
1052 | } | |
1053 | ||
1054 | qib_write_kreg(dd, kr_errclear, errs); | |
1055 | ||
1056 | errs &= ~ignore_this_time; | |
1057 | if (!errs) | |
1058 | goto done; | |
1059 | ||
1060 | /* | |
1061 | * The ones we mask off are handled specially below | |
1062 | * or above. | |
1063 | */ | |
1064 | mask = ERR_MASK(IBStatusChanged) | ERR_MASK(RcvEgrFullErr) | | |
1065 | ERR_MASK(RcvHdrFullErr) | ERR_MASK(HardwareErr); | |
041af0bb | 1066 | qib_decode_6120_err(dd, msg, sizeof(dd->cspec->emsgbuf), errs & ~mask); |
f931551b RC |
1067 | |
1068 | if (errs & E_SUM_PKTERRS) | |
1069 | qib_stats.sps_rcverrs++; | |
1070 | if (errs & E_SUM_ERRS) | |
1071 | qib_stats.sps_txerrs++; | |
1072 | ||
1073 | iserr = errs & ~(E_SUM_PKTERRS | QLOGIC_IB_E_PKTERRS); | |
1074 | ||
1075 | if (errs & ERR_MASK(IBStatusChanged)) { | |
1076 | u64 ibcs = qib_read_kreg64(dd, kr_ibcstatus); | |
1077 | u32 ibstate = qib_6120_iblink_state(ibcs); | |
1078 | int handle = 1; | |
1079 | ||
1080 | if (ibstate != IB_PORT_INIT && dd->cspec->lastlinkrecov) | |
1081 | handle = chk_6120_linkrecovery(dd, ibcs); | |
1082 | /* | |
1083 | * Since going into a recovery state causes the link state | |
1084 | * to go down and since recovery is transitory, it is better | |
1085 | * if we "miss" ever seeing the link training state go into | |
1086 | * recovery (i.e., ignore this transition for link state | |
1087 | * special handling purposes) without updating lastibcstat. | |
1088 | */ | |
1089 | if (handle && qib_6120_phys_portstate(ibcs) == | |
1090 | IB_PHYSPORTSTATE_LINK_ERR_RECOVER) | |
1091 | handle = 0; | |
1092 | if (handle) | |
1093 | qib_handle_e_ibstatuschanged(ppd, ibcs); | |
1094 | } | |
1095 | ||
1096 | if (errs & ERR_MASK(ResetNegated)) { | |
7fac3301 MM |
1097 | qib_dev_err(dd, |
1098 | "Got reset, requires re-init (unload and reload driver)\n"); | |
f931551b RC |
1099 | dd->flags &= ~QIB_INITTED; /* needs re-init */ |
1100 | /* mark as having had error */ | |
1101 | *dd->devstatusp |= QIB_STATUS_HWERROR; | |
1102 | *dd->pport->statusp &= ~QIB_STATUS_IB_CONF; | |
1103 | } | |
1104 | ||
1105 | if (*msg && iserr) | |
1106 | qib_dev_porterr(dd, ppd->port, "%s error\n", msg); | |
1107 | ||
1108 | if (ppd->state_wanted & ppd->lflags) | |
1109 | wake_up_interruptible(&ppd->state_wait); | |
1110 | ||
1111 | /* | |
1112 | * If there were hdrq or egrfull errors, wake up any processes | |
1113 | * waiting in poll. We used to try to check which contexts had | |
1114 | * the overflow, but given the cost of that and the chip reads | |
1115 | * to support it, it's better to just wake everybody up if we | |
1116 | * get an overflow; waiters can poll again if it's not them. | |
1117 | */ | |
1118 | if (errs & (ERR_MASK(RcvEgrFullErr) | ERR_MASK(RcvHdrFullErr))) { | |
1119 | qib_handle_urcv(dd, ~0U); | |
1120 | if (errs & ERR_MASK(RcvEgrFullErr)) | |
1121 | qib_stats.sps_buffull++; | |
1122 | else | |
1123 | qib_stats.sps_hdrfull++; | |
1124 | } | |
1125 | done: | |
1126 | return; | |
1127 | } | |
1128 | ||
1129 | /** | |
1130 | * qib_6120_init_hwerrors - enable hardware errors | |
1131 | * @dd: the qlogic_ib device | |
1132 | * | |
1133 | * now that we have finished initializing everything that might reasonably | |
1134 | * cause a hardware error, and cleared those errors bits as they occur, | |
1135 | * we can enable hardware errors in the mask (potentially enabling | |
1136 | * freeze mode), and enable hardware errors as errors (along with | |
1137 | * everything else) in errormask | |
1138 | */ | |
1139 | static void qib_6120_init_hwerrors(struct qib_devdata *dd) | |
1140 | { | |
1141 | u64 val; | |
1142 | u64 extsval; | |
1143 | ||
1144 | extsval = qib_read_kreg64(dd, kr_extstatus); | |
1145 | ||
1146 | if (!(extsval & QLOGIC_IB_EXTS_MEMBIST_ENDTEST)) | |
1147 | qib_dev_err(dd, "MemBIST did not complete!\n"); | |
1148 | ||
1149 | /* init so all hwerrors interrupt, and enter freeze, ajdust below */ | |
1150 | val = ~0ULL; | |
1151 | if (dd->minrev < 2) { | |
1152 | /* | |
1153 | * Avoid problem with internal interface bus parity | |
1154 | * checking. Fixed in Rev2. | |
1155 | */ | |
1156 | val &= ~QLOGIC_IB_HWE_PCIEBUSPARITYRADM; | |
1157 | } | |
1158 | /* avoid some intel cpu's speculative read freeze mode issue */ | |
1159 | val &= ~TXEMEMPARITYERR_PIOBUF; | |
1160 | ||
1161 | dd->cspec->hwerrmask = val; | |
1162 | ||
1163 | qib_write_kreg(dd, kr_hwerrclear, ~HWE_MASK(PowerOnBISTFailed)); | |
1164 | qib_write_kreg(dd, kr_hwerrmask, dd->cspec->hwerrmask); | |
1165 | ||
1166 | /* clear all */ | |
1167 | qib_write_kreg(dd, kr_errclear, ~0ULL); | |
1168 | /* enable errors that are masked, at least this first time. */ | |
1169 | qib_write_kreg(dd, kr_errmask, ~0ULL); | |
1170 | dd->cspec->errormask = qib_read_kreg64(dd, kr_errmask); | |
1171 | /* clear any interrupts up to this point (ints still not enabled) */ | |
1172 | qib_write_kreg(dd, kr_intclear, ~0ULL); | |
1173 | ||
1174 | qib_write_kreg(dd, kr_rcvbthqp, | |
1175 | dd->qpn_mask << (QIB_6120_RcvBTHQP_BTHQP_Mask_LSB - 1) | | |
1176 | QIB_KD_QP); | |
1177 | } | |
1178 | ||
1179 | /* | |
1180 | * Disable and enable the armlaunch error. Used for PIO bandwidth testing | |
1181 | * on chips that are count-based, rather than trigger-based. There is no | |
1182 | * reference counting, but that's also fine, given the intended use. | |
1183 | * Only chip-specific because it's all register accesses | |
1184 | */ | |
1185 | static void qib_set_6120_armlaunch(struct qib_devdata *dd, u32 enable) | |
1186 | { | |
1187 | if (enable) { | |
1188 | qib_write_kreg(dd, kr_errclear, | |
1189 | ERR_MASK(SendPioArmLaunchErr)); | |
1190 | dd->cspec->errormask |= ERR_MASK(SendPioArmLaunchErr); | |
1191 | } else | |
1192 | dd->cspec->errormask &= ~ERR_MASK(SendPioArmLaunchErr); | |
1193 | qib_write_kreg(dd, kr_errmask, dd->cspec->errormask); | |
1194 | } | |
1195 | ||
1196 | /* | |
1197 | * Formerly took parameter <which> in pre-shifted, | |
1198 | * pre-merged form with LinkCmd and LinkInitCmd | |
1199 | * together, and assuming the zero was NOP. | |
1200 | */ | |
1201 | static void qib_set_ib_6120_lstate(struct qib_pportdata *ppd, u16 linkcmd, | |
1202 | u16 linitcmd) | |
1203 | { | |
1204 | u64 mod_wd; | |
1205 | struct qib_devdata *dd = ppd->dd; | |
1206 | unsigned long flags; | |
1207 | ||
1208 | if (linitcmd == QLOGIC_IB_IBCC_LINKINITCMD_DISABLE) { | |
1209 | /* | |
1210 | * If we are told to disable, note that so link-recovery | |
1211 | * code does not attempt to bring us back up. | |
1212 | */ | |
1213 | spin_lock_irqsave(&ppd->lflags_lock, flags); | |
1214 | ppd->lflags |= QIBL_IB_LINK_DISABLED; | |
1215 | spin_unlock_irqrestore(&ppd->lflags_lock, flags); | |
1216 | } else if (linitcmd || linkcmd == QLOGIC_IB_IBCC_LINKCMD_DOWN) { | |
1217 | /* | |
1218 | * Any other linkinitcmd will lead to LINKDOWN and then | |
1219 | * to INIT (if all is well), so clear flag to let | |
1220 | * link-recovery code attempt to bring us back up. | |
1221 | */ | |
1222 | spin_lock_irqsave(&ppd->lflags_lock, flags); | |
1223 | ppd->lflags &= ~QIBL_IB_LINK_DISABLED; | |
1224 | spin_unlock_irqrestore(&ppd->lflags_lock, flags); | |
1225 | } | |
1226 | ||
1227 | mod_wd = (linkcmd << QLOGIC_IB_IBCC_LINKCMD_SHIFT) | | |
1228 | (linitcmd << QLOGIC_IB_IBCC_LINKINITCMD_SHIFT); | |
1229 | ||
1230 | qib_write_kreg(dd, kr_ibcctrl, dd->cspec->ibcctrl | mod_wd); | |
1231 | /* write to chip to prevent back-to-back writes of control reg */ | |
1232 | qib_write_kreg(dd, kr_scratch, 0); | |
1233 | } | |
1234 | ||
1235 | /** | |
1236 | * qib_6120_bringup_serdes - bring up the serdes | |
1237 | * @dd: the qlogic_ib device | |
1238 | */ | |
1239 | static int qib_6120_bringup_serdes(struct qib_pportdata *ppd) | |
1240 | { | |
1241 | struct qib_devdata *dd = ppd->dd; | |
1242 | u64 val, config1, prev_val, hwstat, ibc; | |
1243 | ||
1244 | /* Put IBC in reset, sends disabled */ | |
1245 | dd->control &= ~QLOGIC_IB_C_LINKENABLE; | |
1246 | qib_write_kreg(dd, kr_control, 0ULL); | |
1247 | ||
1248 | dd->cspec->ibdeltainprog = 1; | |
1249 | dd->cspec->ibsymsnap = read_6120_creg32(dd, cr_ibsymbolerr); | |
1250 | dd->cspec->iblnkerrsnap = read_6120_creg32(dd, cr_iblinkerrrecov); | |
1251 | ||
1252 | /* flowcontrolwatermark is in units of KBytes */ | |
1253 | ibc = 0x5ULL << SYM_LSB(IBCCtrl, FlowCtrlWaterMark); | |
1254 | /* | |
1255 | * How often flowctrl sent. More or less in usecs; balance against | |
1256 | * watermark value, so that in theory senders always get a flow | |
1257 | * control update in time to not let the IB link go idle. | |
1258 | */ | |
1259 | ibc |= 0x3ULL << SYM_LSB(IBCCtrl, FlowCtrlPeriod); | |
1260 | /* max error tolerance */ | |
1261 | dd->cspec->lli_thresh = 0xf; | |
1262 | ibc |= (u64) dd->cspec->lli_thresh << SYM_LSB(IBCCtrl, PhyerrThreshold); | |
1263 | /* use "real" buffer space for */ | |
1264 | ibc |= 4ULL << SYM_LSB(IBCCtrl, CreditScale); | |
1265 | /* IB credit flow control. */ | |
1266 | ibc |= 0xfULL << SYM_LSB(IBCCtrl, OverrunThreshold); | |
1267 | /* | |
1268 | * set initial max size pkt IBC will send, including ICRC; it's the | |
1269 | * PIO buffer size in dwords, less 1; also see qib_set_mtu() | |
1270 | */ | |
1271 | ibc |= ((u64)(ppd->ibmaxlen >> 2) + 1) << SYM_LSB(IBCCtrl, MaxPktLen); | |
1272 | dd->cspec->ibcctrl = ibc; /* without linkcmd or linkinitcmd! */ | |
1273 | ||
1274 | /* initially come up waiting for TS1, without sending anything. */ | |
1275 | val = dd->cspec->ibcctrl | (QLOGIC_IB_IBCC_LINKINITCMD_DISABLE << | |
1276 | QLOGIC_IB_IBCC_LINKINITCMD_SHIFT); | |
1277 | qib_write_kreg(dd, kr_ibcctrl, val); | |
1278 | ||
1279 | val = qib_read_kreg64(dd, kr_serdes_cfg0); | |
1280 | config1 = qib_read_kreg64(dd, kr_serdes_cfg1); | |
1281 | ||
1282 | /* | |
1283 | * Force reset on, also set rxdetect enable. Must do before reading | |
1284 | * serdesstatus at least for simulation, or some of the bits in | |
1285 | * serdes status will come back as undefined and cause simulation | |
1286 | * failures | |
1287 | */ | |
1288 | val |= SYM_MASK(SerdesCfg0, ResetPLL) | | |
1289 | SYM_MASK(SerdesCfg0, RxDetEnX) | | |
1290 | (SYM_MASK(SerdesCfg0, L1PwrDnA) | | |
1291 | SYM_MASK(SerdesCfg0, L1PwrDnB) | | |
1292 | SYM_MASK(SerdesCfg0, L1PwrDnC) | | |
1293 | SYM_MASK(SerdesCfg0, L1PwrDnD)); | |
1294 | qib_write_kreg(dd, kr_serdes_cfg0, val); | |
1295 | /* be sure chip saw it */ | |
1296 | qib_read_kreg64(dd, kr_scratch); | |
1297 | udelay(5); /* need pll reset set at least for a bit */ | |
1298 | /* | |
1299 | * after PLL is reset, set the per-lane Resets and TxIdle and | |
1300 | * clear the PLL reset and rxdetect (to get falling edge). | |
1301 | * Leave L1PWR bits set (permanently) | |
1302 | */ | |
1303 | val &= ~(SYM_MASK(SerdesCfg0, RxDetEnX) | | |
1304 | SYM_MASK(SerdesCfg0, ResetPLL) | | |
1305 | (SYM_MASK(SerdesCfg0, L1PwrDnA) | | |
1306 | SYM_MASK(SerdesCfg0, L1PwrDnB) | | |
1307 | SYM_MASK(SerdesCfg0, L1PwrDnC) | | |
1308 | SYM_MASK(SerdesCfg0, L1PwrDnD))); | |
1309 | val |= (SYM_MASK(SerdesCfg0, ResetA) | | |
1310 | SYM_MASK(SerdesCfg0, ResetB) | | |
1311 | SYM_MASK(SerdesCfg0, ResetC) | | |
1312 | SYM_MASK(SerdesCfg0, ResetD)) | | |
1313 | SYM_MASK(SerdesCfg0, TxIdeEnX); | |
1314 | qib_write_kreg(dd, kr_serdes_cfg0, val); | |
1315 | /* be sure chip saw it */ | |
1316 | (void) qib_read_kreg64(dd, kr_scratch); | |
1317 | /* need PLL reset clear for at least 11 usec before lane | |
1318 | * resets cleared; give it a few more to be sure */ | |
1319 | udelay(15); | |
1320 | val &= ~((SYM_MASK(SerdesCfg0, ResetA) | | |
1321 | SYM_MASK(SerdesCfg0, ResetB) | | |
1322 | SYM_MASK(SerdesCfg0, ResetC) | | |
1323 | SYM_MASK(SerdesCfg0, ResetD)) | | |
1324 | SYM_MASK(SerdesCfg0, TxIdeEnX)); | |
1325 | ||
1326 | qib_write_kreg(dd, kr_serdes_cfg0, val); | |
1327 | /* be sure chip saw it */ | |
1328 | (void) qib_read_kreg64(dd, kr_scratch); | |
1329 | ||
1330 | val = qib_read_kreg64(dd, kr_xgxs_cfg); | |
1331 | prev_val = val; | |
1332 | if (val & QLOGIC_IB_XGXS_RESET) | |
1333 | val &= ~QLOGIC_IB_XGXS_RESET; | |
1334 | if (SYM_FIELD(val, XGXSCfg, polarity_inv) != ppd->rx_pol_inv) { | |
1335 | /* need to compensate for Tx inversion in partner */ | |
1336 | val &= ~SYM_MASK(XGXSCfg, polarity_inv); | |
1337 | val |= (u64)ppd->rx_pol_inv << SYM_LSB(XGXSCfg, polarity_inv); | |
1338 | } | |
1339 | if (val != prev_val) | |
1340 | qib_write_kreg(dd, kr_xgxs_cfg, val); | |
1341 | ||
1342 | val = qib_read_kreg64(dd, kr_serdes_cfg0); | |
1343 | ||
1344 | /* clear current and de-emphasis bits */ | |
1345 | config1 &= ~0x0ffffffff00ULL; | |
1346 | /* set current to 20ma */ | |
1347 | config1 |= 0x00000000000ULL; | |
1348 | /* set de-emphasis to -5.68dB */ | |
1349 | config1 |= 0x0cccc000000ULL; | |
1350 | qib_write_kreg(dd, kr_serdes_cfg1, config1); | |
1351 | ||
1352 | /* base and port guid same for single port */ | |
1353 | ppd->guid = dd->base_guid; | |
1354 | ||
1355 | /* | |
1356 | * the process of setting and un-resetting the serdes normally | |
1357 | * causes a serdes PLL error, so check for that and clear it | |
1358 | * here. Also clearr hwerr bit in errstatus, but not others. | |
1359 | */ | |
1360 | hwstat = qib_read_kreg64(dd, kr_hwerrstatus); | |
1361 | if (hwstat) { | |
1362 | /* should just have PLL, clear all set, in an case */ | |
2d757a7c | 1363 | qib_write_kreg(dd, kr_hwerrclear, hwstat); |
f931551b RC |
1364 | qib_write_kreg(dd, kr_errclear, ERR_MASK(HardwareErr)); |
1365 | } | |
1366 | ||
1367 | dd->control |= QLOGIC_IB_C_LINKENABLE; | |
1368 | dd->control &= ~QLOGIC_IB_C_FREEZEMODE; | |
1369 | qib_write_kreg(dd, kr_control, dd->control); | |
1370 | ||
1371 | return 0; | |
1372 | } | |
1373 | ||
1374 | /** | |
1375 | * qib_6120_quiet_serdes - set serdes to txidle | |
1376 | * @ppd: physical port of the qlogic_ib device | |
1377 | * Called when driver is being unloaded | |
1378 | */ | |
1379 | static void qib_6120_quiet_serdes(struct qib_pportdata *ppd) | |
1380 | { | |
1381 | struct qib_devdata *dd = ppd->dd; | |
1382 | u64 val; | |
1383 | ||
1384 | qib_set_ib_6120_lstate(ppd, 0, QLOGIC_IB_IBCC_LINKINITCMD_DISABLE); | |
1385 | ||
1386 | /* disable IBC */ | |
1387 | dd->control &= ~QLOGIC_IB_C_LINKENABLE; | |
1388 | qib_write_kreg(dd, kr_control, | |
1389 | dd->control | QLOGIC_IB_C_FREEZEMODE); | |
1390 | ||
1391 | if (dd->cspec->ibsymdelta || dd->cspec->iblnkerrdelta || | |
1392 | dd->cspec->ibdeltainprog) { | |
1393 | u64 diagc; | |
1394 | ||
1395 | /* enable counter writes */ | |
1396 | diagc = qib_read_kreg64(dd, kr_hwdiagctrl); | |
1397 | qib_write_kreg(dd, kr_hwdiagctrl, | |
1398 | diagc | SYM_MASK(HwDiagCtrl, CounterWrEnable)); | |
1399 | ||
1400 | if (dd->cspec->ibsymdelta || dd->cspec->ibdeltainprog) { | |
1401 | val = read_6120_creg32(dd, cr_ibsymbolerr); | |
1402 | if (dd->cspec->ibdeltainprog) | |
1403 | val -= val - dd->cspec->ibsymsnap; | |
1404 | val -= dd->cspec->ibsymdelta; | |
1405 | write_6120_creg(dd, cr_ibsymbolerr, val); | |
1406 | } | |
1407 | if (dd->cspec->iblnkerrdelta || dd->cspec->ibdeltainprog) { | |
1408 | val = read_6120_creg32(dd, cr_iblinkerrrecov); | |
1409 | if (dd->cspec->ibdeltainprog) | |
1410 | val -= val - dd->cspec->iblnkerrsnap; | |
1411 | val -= dd->cspec->iblnkerrdelta; | |
1412 | write_6120_creg(dd, cr_iblinkerrrecov, val); | |
1413 | } | |
1414 | ||
1415 | /* and disable counter writes */ | |
1416 | qib_write_kreg(dd, kr_hwdiagctrl, diagc); | |
1417 | } | |
1418 | ||
1419 | val = qib_read_kreg64(dd, kr_serdes_cfg0); | |
1420 | val |= SYM_MASK(SerdesCfg0, TxIdeEnX); | |
1421 | qib_write_kreg(dd, kr_serdes_cfg0, val); | |
1422 | } | |
1423 | ||
1424 | /** | |
1425 | * qib_6120_setup_setextled - set the state of the two external LEDs | |
1426 | * @dd: the qlogic_ib device | |
1427 | * @on: whether the link is up or not | |
1428 | * | |
1429 | * The exact combo of LEDs if on is true is determined by looking | |
1430 | * at the ibcstatus. | |
1431 | ||
1432 | * These LEDs indicate the physical and logical state of IB link. | |
1433 | * For this chip (at least with recommended board pinouts), LED1 | |
1434 | * is Yellow (logical state) and LED2 is Green (physical state), | |
1435 | * | |
1436 | * Note: We try to match the Mellanox HCA LED behavior as best | |
1437 | * we can. Green indicates physical link state is OK (something is | |
1438 | * plugged in, and we can train). | |
1439 | * Amber indicates the link is logically up (ACTIVE). | |
1440 | * Mellanox further blinks the amber LED to indicate data packet | |
1441 | * activity, but we have no hardware support for that, so it would | |
1442 | * require waking up every 10-20 msecs and checking the counters | |
1443 | * on the chip, and then turning the LED off if appropriate. That's | |
1444 | * visible overhead, so not something we will do. | |
1445 | * | |
1446 | */ | |
1447 | static void qib_6120_setup_setextled(struct qib_pportdata *ppd, u32 on) | |
1448 | { | |
1449 | u64 extctl, val, lst, ltst; | |
1450 | unsigned long flags; | |
1451 | struct qib_devdata *dd = ppd->dd; | |
1452 | ||
1453 | /* | |
1454 | * The diags use the LED to indicate diag info, so we leave | |
1455 | * the external LED alone when the diags are running. | |
1456 | */ | |
1457 | if (dd->diag_client) | |
1458 | return; | |
1459 | ||
1460 | /* Allow override of LED display for, e.g. Locating system in rack */ | |
1461 | if (ppd->led_override) { | |
1462 | ltst = (ppd->led_override & QIB_LED_PHYS) ? | |
1463 | IB_PHYSPORTSTATE_LINKUP : IB_PHYSPORTSTATE_DISABLED, | |
1464 | lst = (ppd->led_override & QIB_LED_LOG) ? | |
1465 | IB_PORT_ACTIVE : IB_PORT_DOWN; | |
1466 | } else if (on) { | |
1467 | val = qib_read_kreg64(dd, kr_ibcstatus); | |
1468 | ltst = qib_6120_phys_portstate(val); | |
1469 | lst = qib_6120_iblink_state(val); | |
1470 | } else { | |
1471 | ltst = 0; | |
1472 | lst = 0; | |
1473 | } | |
1474 | ||
1475 | spin_lock_irqsave(&dd->cspec->gpio_lock, flags); | |
1476 | extctl = dd->cspec->extctrl & ~(SYM_MASK(EXTCtrl, LEDPriPortGreenOn) | | |
1477 | SYM_MASK(EXTCtrl, LEDPriPortYellowOn)); | |
1478 | ||
1479 | if (ltst == IB_PHYSPORTSTATE_LINKUP) | |
1480 | extctl |= SYM_MASK(EXTCtrl, LEDPriPortYellowOn); | |
1481 | if (lst == IB_PORT_ACTIVE) | |
1482 | extctl |= SYM_MASK(EXTCtrl, LEDPriPortGreenOn); | |
1483 | dd->cspec->extctrl = extctl; | |
1484 | qib_write_kreg(dd, kr_extctrl, extctl); | |
1485 | spin_unlock_irqrestore(&dd->cspec->gpio_lock, flags); | |
1486 | } | |
1487 | ||
1488 | static void qib_6120_free_irq(struct qib_devdata *dd) | |
1489 | { | |
1490 | if (dd->cspec->irq) { | |
1491 | free_irq(dd->cspec->irq, dd); | |
1492 | dd->cspec->irq = 0; | |
1493 | } | |
1494 | qib_nomsi(dd); | |
1495 | } | |
1496 | ||
1497 | /** | |
1498 | * qib_6120_setup_cleanup - clean up any per-chip chip-specific stuff | |
1499 | * @dd: the qlogic_ib device | |
1500 | * | |
1501 | * This is called during driver unload. | |
1502 | */ | |
1503 | static void qib_6120_setup_cleanup(struct qib_devdata *dd) | |
1504 | { | |
1505 | qib_6120_free_irq(dd); | |
1506 | kfree(dd->cspec->cntrs); | |
1507 | kfree(dd->cspec->portcntrs); | |
1508 | if (dd->cspec->dummy_hdrq) { | |
1509 | dma_free_coherent(&dd->pcidev->dev, | |
1510 | ALIGN(dd->rcvhdrcnt * | |
1511 | dd->rcvhdrentsize * | |
1512 | sizeof(u32), PAGE_SIZE), | |
1513 | dd->cspec->dummy_hdrq, | |
1514 | dd->cspec->dummy_hdrq_phys); | |
1515 | dd->cspec->dummy_hdrq = NULL; | |
1516 | } | |
1517 | } | |
1518 | ||
1519 | static void qib_wantpiobuf_6120_intr(struct qib_devdata *dd, u32 needint) | |
1520 | { | |
1521 | unsigned long flags; | |
1522 | ||
1523 | spin_lock_irqsave(&dd->sendctrl_lock, flags); | |
1524 | if (needint) | |
1525 | dd->sendctrl |= SYM_MASK(SendCtrl, PIOIntBufAvail); | |
1526 | else | |
1527 | dd->sendctrl &= ~SYM_MASK(SendCtrl, PIOIntBufAvail); | |
1528 | qib_write_kreg(dd, kr_sendctrl, dd->sendctrl); | |
1529 | qib_write_kreg(dd, kr_scratch, 0ULL); | |
1530 | spin_unlock_irqrestore(&dd->sendctrl_lock, flags); | |
1531 | } | |
1532 | ||
1533 | /* | |
1534 | * handle errors and unusual events first, separate function | |
1535 | * to improve cache hits for fast path interrupt handling | |
1536 | */ | |
1537 | static noinline void unlikely_6120_intr(struct qib_devdata *dd, u64 istat) | |
1538 | { | |
1539 | if (unlikely(istat & ~QLOGIC_IB_I_BITSEXTANT)) | |
1540 | qib_dev_err(dd, "interrupt with unknown interrupts %Lx set\n", | |
1541 | istat & ~QLOGIC_IB_I_BITSEXTANT); | |
1542 | ||
1543 | if (istat & QLOGIC_IB_I_ERROR) { | |
1544 | u64 estat = 0; | |
1545 | ||
1546 | qib_stats.sps_errints++; | |
1547 | estat = qib_read_kreg64(dd, kr_errstatus); | |
1548 | if (!estat) | |
7fac3301 MM |
1549 | qib_devinfo(dd->pcidev, |
1550 | "error interrupt (%Lx), but no error bits set!\n", | |
1551 | istat); | |
f931551b RC |
1552 | handle_6120_errors(dd, estat); |
1553 | } | |
1554 | ||
1555 | if (istat & QLOGIC_IB_I_GPIO) { | |
1556 | u32 gpiostatus; | |
1557 | u32 to_clear = 0; | |
1558 | ||
1559 | /* | |
1560 | * GPIO_3..5 on IBA6120 Rev2 chips indicate | |
1561 | * errors that we need to count. | |
1562 | */ | |
1563 | gpiostatus = qib_read_kreg32(dd, kr_gpio_status); | |
1564 | /* First the error-counter case. */ | |
1565 | if (gpiostatus & GPIO_ERRINTR_MASK) { | |
1566 | /* want to clear the bits we see asserted. */ | |
1567 | to_clear |= (gpiostatus & GPIO_ERRINTR_MASK); | |
1568 | ||
1569 | /* | |
1570 | * Count appropriately, clear bits out of our copy, | |
1571 | * as they have been "handled". | |
1572 | */ | |
1573 | if (gpiostatus & (1 << GPIO_RXUVL_BIT)) | |
1574 | dd->cspec->rxfc_unsupvl_errs++; | |
1575 | if (gpiostatus & (1 << GPIO_OVRUN_BIT)) | |
1576 | dd->cspec->overrun_thresh_errs++; | |
1577 | if (gpiostatus & (1 << GPIO_LLI_BIT)) | |
1578 | dd->cspec->lli_errs++; | |
1579 | gpiostatus &= ~GPIO_ERRINTR_MASK; | |
1580 | } | |
1581 | if (gpiostatus) { | |
1582 | /* | |
1583 | * Some unexpected bits remain. If they could have | |
1584 | * caused the interrupt, complain and clear. | |
1585 | * To avoid repetition of this condition, also clear | |
1586 | * the mask. It is almost certainly due to error. | |
1587 | */ | |
1588 | const u32 mask = qib_read_kreg32(dd, kr_gpio_mask); | |
1589 | ||
1590 | /* | |
1591 | * Also check that the chip reflects our shadow, | |
1592 | * and report issues, If they caused the interrupt. | |
1593 | * we will suppress by refreshing from the shadow. | |
1594 | */ | |
1595 | if (mask & gpiostatus) { | |
1596 | to_clear |= (gpiostatus & mask); | |
1597 | dd->cspec->gpio_mask &= ~(gpiostatus & mask); | |
1598 | qib_write_kreg(dd, kr_gpio_mask, | |
1599 | dd->cspec->gpio_mask); | |
1600 | } | |
1601 | } | |
1602 | if (to_clear) | |
1603 | qib_write_kreg(dd, kr_gpio_clear, (u64) to_clear); | |
1604 | } | |
1605 | } | |
1606 | ||
1607 | static irqreturn_t qib_6120intr(int irq, void *data) | |
1608 | { | |
1609 | struct qib_devdata *dd = data; | |
1610 | irqreturn_t ret; | |
1611 | u32 istat, ctxtrbits, rmask, crcs = 0; | |
1612 | unsigned i; | |
1613 | ||
1614 | if ((dd->flags & (QIB_PRESENT | QIB_BADINTR)) != QIB_PRESENT) { | |
1615 | /* | |
1616 | * This return value is not great, but we do not want the | |
1617 | * interrupt core code to remove our interrupt handler | |
1618 | * because we don't appear to be handling an interrupt | |
1619 | * during a chip reset. | |
1620 | */ | |
1621 | ret = IRQ_HANDLED; | |
1622 | goto bail; | |
1623 | } | |
1624 | ||
1625 | istat = qib_read_kreg32(dd, kr_intstatus); | |
1626 | ||
1627 | if (unlikely(!istat)) { | |
1628 | ret = IRQ_NONE; /* not our interrupt, or already handled */ | |
1629 | goto bail; | |
1630 | } | |
1631 | if (unlikely(istat == -1)) { | |
1632 | qib_bad_intrstatus(dd); | |
1633 | /* don't know if it was our interrupt or not */ | |
1634 | ret = IRQ_NONE; | |
1635 | goto bail; | |
1636 | } | |
1637 | ||
1ed88dd7 | 1638 | this_cpu_inc(*dd->int_counter); |
f931551b RC |
1639 | |
1640 | if (unlikely(istat & (~QLOGIC_IB_I_BITSEXTANT | | |
1641 | QLOGIC_IB_I_GPIO | QLOGIC_IB_I_ERROR))) | |
1642 | unlikely_6120_intr(dd, istat); | |
1643 | ||
1644 | /* | |
1645 | * Clear the interrupt bits we found set, relatively early, so we | |
1646 | * "know" know the chip will have seen this by the time we process | |
1647 | * the queue, and will re-interrupt if necessary. The processor | |
1648 | * itself won't take the interrupt again until we return. | |
1649 | */ | |
1650 | qib_write_kreg(dd, kr_intclear, istat); | |
1651 | ||
1652 | /* | |
1653 | * Handle kernel receive queues before checking for pio buffers | |
1654 | * available since receives can overflow; piobuf waiters can afford | |
1655 | * a few extra cycles, since they were waiting anyway. | |
1656 | */ | |
1657 | ctxtrbits = istat & | |
1658 | ((QLOGIC_IB_I_RCVAVAIL_MASK << QLOGIC_IB_I_RCVAVAIL_SHIFT) | | |
1659 | (QLOGIC_IB_I_RCVURG_MASK << QLOGIC_IB_I_RCVURG_SHIFT)); | |
1660 | if (ctxtrbits) { | |
1661 | rmask = (1U << QLOGIC_IB_I_RCVAVAIL_SHIFT) | | |
1662 | (1U << QLOGIC_IB_I_RCVURG_SHIFT); | |
1663 | for (i = 0; i < dd->first_user_ctxt; i++) { | |
1664 | if (ctxtrbits & rmask) { | |
1665 | ctxtrbits &= ~rmask; | |
1666 | crcs += qib_kreceive(dd->rcd[i], | |
1667 | &dd->cspec->lli_counter, | |
1668 | NULL); | |
1669 | } | |
1670 | rmask <<= 1; | |
1671 | } | |
1672 | if (crcs) { | |
1673 | u32 cntr = dd->cspec->lli_counter; | |
da12c1f6 | 1674 | |
f931551b RC |
1675 | cntr += crcs; |
1676 | if (cntr) { | |
1677 | if (cntr > dd->cspec->lli_thresh) { | |
1678 | dd->cspec->lli_counter = 0; | |
1679 | dd->cspec->lli_errs++; | |
1680 | } else | |
1681 | dd->cspec->lli_counter += cntr; | |
1682 | } | |
1683 | } | |
1684 | ||
1685 | ||
1686 | if (ctxtrbits) { | |
1687 | ctxtrbits = | |
1688 | (ctxtrbits >> QLOGIC_IB_I_RCVAVAIL_SHIFT) | | |
1689 | (ctxtrbits >> QLOGIC_IB_I_RCVURG_SHIFT); | |
1690 | qib_handle_urcv(dd, ctxtrbits); | |
1691 | } | |
1692 | } | |
1693 | ||
1694 | if ((istat & QLOGIC_IB_I_SPIOBUFAVAIL) && (dd->flags & QIB_INITTED)) | |
1695 | qib_ib_piobufavail(dd); | |
1696 | ||
1697 | ret = IRQ_HANDLED; | |
1698 | bail: | |
1699 | return ret; | |
1700 | } | |
1701 | ||
1702 | /* | |
1703 | * Set up our chip-specific interrupt handler | |
1704 | * The interrupt type has already been setup, so | |
1705 | * we just need to do the registration and error checking. | |
1706 | */ | |
1707 | static void qib_setup_6120_interrupt(struct qib_devdata *dd) | |
1708 | { | |
1709 | /* | |
1710 | * If the chip supports added error indication via GPIO pins, | |
1711 | * enable interrupts on those bits so the interrupt routine | |
1712 | * can count the events. Also set flag so interrupt routine | |
1713 | * can know they are expected. | |
1714 | */ | |
1715 | if (SYM_FIELD(dd->revision, Revision_R, | |
1716 | ChipRevMinor) > 1) { | |
1717 | /* Rev2+ reports extra errors via internal GPIO pins */ | |
1718 | dd->cspec->gpio_mask |= GPIO_ERRINTR_MASK; | |
1719 | qib_write_kreg(dd, kr_gpio_mask, dd->cspec->gpio_mask); | |
1720 | } | |
1721 | ||
1722 | if (!dd->cspec->irq) | |
7fac3301 MM |
1723 | qib_dev_err(dd, |
1724 | "irq is 0, BIOS error? Interrupts won't work\n"); | |
f931551b RC |
1725 | else { |
1726 | int ret; | |
da12c1f6 | 1727 | |
f931551b RC |
1728 | ret = request_irq(dd->cspec->irq, qib_6120intr, 0, |
1729 | QIB_DRV_NAME, dd); | |
1730 | if (ret) | |
7fac3301 MM |
1731 | qib_dev_err(dd, |
1732 | "Couldn't setup interrupt (irq=%d): %d\n", | |
1733 | dd->cspec->irq, ret); | |
f931551b RC |
1734 | } |
1735 | } | |
1736 | ||
1737 | /** | |
1738 | * pe_boardname - fill in the board name | |
1739 | * @dd: the qlogic_ib device | |
1740 | * | |
1741 | * info is based on the board revision register | |
1742 | */ | |
1743 | static void pe_boardname(struct qib_devdata *dd) | |
1744 | { | |
1745 | char *n; | |
1746 | u32 boardid, namelen; | |
1747 | ||
1748 | boardid = SYM_FIELD(dd->revision, Revision, | |
1749 | BoardID); | |
1750 | ||
1751 | switch (boardid) { | |
1752 | case 2: | |
1753 | n = "InfiniPath_QLE7140"; | |
1754 | break; | |
1755 | default: | |
1756 | qib_dev_err(dd, "Unknown 6120 board with ID %u\n", boardid); | |
1757 | n = "Unknown_InfiniPath_6120"; | |
1758 | break; | |
1759 | } | |
1760 | namelen = strlen(n) + 1; | |
1761 | dd->boardname = kmalloc(namelen, GFP_KERNEL); | |
c40a83b9 | 1762 | if (dd->boardname) |
f931551b RC |
1763 | snprintf(dd->boardname, namelen, "%s", n); |
1764 | ||
1765 | if (dd->majrev != 4 || !dd->minrev || dd->minrev > 2) | |
7fac3301 MM |
1766 | qib_dev_err(dd, |
1767 | "Unsupported InfiniPath hardware revision %u.%u!\n", | |
1768 | dd->majrev, dd->minrev); | |
f931551b RC |
1769 | |
1770 | snprintf(dd->boardversion, sizeof(dd->boardversion), | |
1771 | "ChipABI %u.%u, %s, InfiniPath%u %u.%u, SW Compat %u\n", | |
1772 | QIB_CHIP_VERS_MAJ, QIB_CHIP_VERS_MIN, dd->boardname, | |
1773 | (unsigned)SYM_FIELD(dd->revision, Revision_R, Arch), | |
1774 | dd->majrev, dd->minrev, | |
1775 | (unsigned)SYM_FIELD(dd->revision, Revision_R, SW)); | |
1776 | ||
1777 | } | |
1778 | ||
1779 | /* | |
1780 | * This routine sleeps, so it can only be called from user context, not | |
1781 | * from interrupt context. If we need interrupt context, we can split | |
1782 | * it into two routines. | |
1783 | */ | |
1784 | static int qib_6120_setup_reset(struct qib_devdata *dd) | |
1785 | { | |
1786 | u64 val; | |
1787 | int i; | |
1788 | int ret; | |
1789 | u16 cmdval; | |
1790 | u8 int_line, clinesz; | |
1791 | ||
1792 | qib_pcie_getcmd(dd, &cmdval, &int_line, &clinesz); | |
1793 | ||
1794 | /* Use ERROR so it shows up in logs, etc. */ | |
1795 | qib_dev_err(dd, "Resetting InfiniPath unit %u\n", dd->unit); | |
1796 | ||
1797 | /* no interrupts till re-initted */ | |
1798 | qib_6120_set_intr_state(dd, 0); | |
1799 | ||
1800 | dd->cspec->ibdeltainprog = 0; | |
1801 | dd->cspec->ibsymdelta = 0; | |
1802 | dd->cspec->iblnkerrdelta = 0; | |
1803 | ||
1804 | /* | |
1805 | * Keep chip from being accessed until we are ready. Use | |
1806 | * writeq() directly, to allow the write even though QIB_PRESENT | |
e9c54999 | 1807 | * isn't set. |
f931551b RC |
1808 | */ |
1809 | dd->flags &= ~(QIB_INITTED | QIB_PRESENT); | |
1ed88dd7 MM |
1810 | /* so we check interrupts work again */ |
1811 | dd->z_int_counter = qib_int_counter(dd); | |
f931551b RC |
1812 | val = dd->control | QLOGIC_IB_C_RESET; |
1813 | writeq(val, &dd->kregbase[kr_control]); | |
1814 | mb(); /* prevent compiler re-ordering around actual reset */ | |
1815 | ||
1816 | for (i = 1; i <= 5; i++) { | |
1817 | /* | |
1818 | * Allow MBIST, etc. to complete; longer on each retry. | |
1819 | * We sometimes get machine checks from bus timeout if no | |
1820 | * response, so for now, make it *really* long. | |
1821 | */ | |
1822 | msleep(1000 + (1 + i) * 2000); | |
1823 | ||
1824 | qib_pcie_reenable(dd, cmdval, int_line, clinesz); | |
1825 | ||
1826 | /* | |
1827 | * Use readq directly, so we don't need to mark it as PRESENT | |
1828 | * until we get a successful indication that all is well. | |
1829 | */ | |
1830 | val = readq(&dd->kregbase[kr_revision]); | |
1831 | if (val == dd->revision) { | |
1832 | dd->flags |= QIB_PRESENT; /* it's back */ | |
1833 | ret = qib_reinit_intr(dd); | |
1834 | goto bail; | |
1835 | } | |
1836 | } | |
1837 | ret = 0; /* failed */ | |
1838 | ||
1839 | bail: | |
1840 | if (ret) { | |
1841 | if (qib_pcie_params(dd, dd->lbus_width, NULL, NULL)) | |
7fac3301 MM |
1842 | qib_dev_err(dd, |
1843 | "Reset failed to setup PCIe or interrupts; continuing anyway\n"); | |
f931551b RC |
1844 | /* clear the reset error, init error/hwerror mask */ |
1845 | qib_6120_init_hwerrors(dd); | |
1846 | /* for Rev2 error interrupts; nop for rev 1 */ | |
1847 | qib_write_kreg(dd, kr_gpio_mask, dd->cspec->gpio_mask); | |
1848 | /* clear the reset error, init error/hwerror mask */ | |
1849 | qib_6120_init_hwerrors(dd); | |
1850 | } | |
1851 | return ret; | |
1852 | } | |
1853 | ||
1854 | /** | |
1855 | * qib_6120_put_tid - write a TID in chip | |
1856 | * @dd: the qlogic_ib device | |
1857 | * @tidptr: pointer to the expected TID (in chip) to update | |
1858 | * @tidtype: RCVHQ_RCV_TYPE_EAGER (1) for eager, RCVHQ_RCV_TYPE_EXPECTED (0) | |
1859 | * for expected | |
1860 | * @pa: physical address of in memory buffer; tidinvalid if freeing | |
1861 | * | |
1862 | * This exists as a separate routine to allow for special locking etc. | |
1863 | * It's used for both the full cleanup on exit, as well as the normal | |
1864 | * setup and teardown. | |
1865 | */ | |
1866 | static void qib_6120_put_tid(struct qib_devdata *dd, u64 __iomem *tidptr, | |
1867 | u32 type, unsigned long pa) | |
1868 | { | |
1869 | u32 __iomem *tidp32 = (u32 __iomem *)tidptr; | |
1870 | unsigned long flags; | |
1871 | int tidx; | |
1872 | spinlock_t *tidlockp; /* select appropriate spinlock */ | |
1873 | ||
1874 | if (!dd->kregbase) | |
1875 | return; | |
1876 | ||
1877 | if (pa != dd->tidinvalid) { | |
1878 | if (pa & ((1U << 11) - 1)) { | |
1879 | qib_dev_err(dd, "Physaddr %lx not 2KB aligned!\n", | |
1880 | pa); | |
1881 | return; | |
1882 | } | |
1883 | pa >>= 11; | |
1884 | if (pa & ~QLOGIC_IB_RT_ADDR_MASK) { | |
7fac3301 MM |
1885 | qib_dev_err(dd, |
1886 | "Physical page address 0x%lx larger than supported\n", | |
1887 | pa); | |
f931551b RC |
1888 | return; |
1889 | } | |
1890 | ||
1891 | if (type == RCVHQ_RCV_TYPE_EAGER) | |
1892 | pa |= dd->tidtemplate; | |
1893 | else /* for now, always full 4KB page */ | |
1894 | pa |= 2 << 29; | |
1895 | } | |
1896 | ||
1897 | /* | |
1898 | * Avoid chip issue by writing the scratch register | |
1899 | * before and after the TID, and with an io write barrier. | |
1900 | * We use a spinlock around the writes, so they can't intermix | |
1901 | * with other TID (eager or expected) writes (the chip problem | |
1902 | * is triggered by back to back TID writes). Unfortunately, this | |
1903 | * call can be done from interrupt level for the ctxt 0 eager TIDs, | |
1904 | * so we have to use irqsave locks. | |
1905 | */ | |
1906 | /* | |
1907 | * Assumes tidptr always > egrtidbase | |
1908 | * if type == RCVHQ_RCV_TYPE_EAGER. | |
1909 | */ | |
1910 | tidx = tidptr - dd->egrtidbase; | |
1911 | ||
1912 | tidlockp = (type == RCVHQ_RCV_TYPE_EAGER && tidx < dd->rcvhdrcnt) | |
1913 | ? &dd->cspec->kernel_tid_lock : &dd->cspec->user_tid_lock; | |
1914 | spin_lock_irqsave(tidlockp, flags); | |
1915 | qib_write_kreg(dd, kr_scratch, 0xfeeddeaf); | |
1916 | writel(pa, tidp32); | |
1917 | qib_write_kreg(dd, kr_scratch, 0xdeadbeef); | |
1918 | mmiowb(); | |
1919 | spin_unlock_irqrestore(tidlockp, flags); | |
1920 | } | |
1921 | ||
1922 | /** | |
1923 | * qib_6120_put_tid_2 - write a TID in chip, Revision 2 or higher | |
1924 | * @dd: the qlogic_ib device | |
1925 | * @tidptr: pointer to the expected TID (in chip) to update | |
1926 | * @tidtype: RCVHQ_RCV_TYPE_EAGER (1) for eager, RCVHQ_RCV_TYPE_EXPECTED (0) | |
1927 | * for expected | |
1928 | * @pa: physical address of in memory buffer; tidinvalid if freeing | |
1929 | * | |
1930 | * This exists as a separate routine to allow for selection of the | |
1931 | * appropriate "flavor". The static calls in cleanup just use the | |
1932 | * revision-agnostic form, as they are not performance critical. | |
1933 | */ | |
1934 | static void qib_6120_put_tid_2(struct qib_devdata *dd, u64 __iomem *tidptr, | |
1935 | u32 type, unsigned long pa) | |
1936 | { | |
1937 | u32 __iomem *tidp32 = (u32 __iomem *)tidptr; | |
1938 | u32 tidx; | |
1939 | ||
1940 | if (!dd->kregbase) | |
1941 | return; | |
1942 | ||
1943 | if (pa != dd->tidinvalid) { | |
1944 | if (pa & ((1U << 11) - 1)) { | |
1945 | qib_dev_err(dd, "Physaddr %lx not 2KB aligned!\n", | |
1946 | pa); | |
1947 | return; | |
1948 | } | |
1949 | pa >>= 11; | |
1950 | if (pa & ~QLOGIC_IB_RT_ADDR_MASK) { | |
7fac3301 MM |
1951 | qib_dev_err(dd, |
1952 | "Physical page address 0x%lx larger than supported\n", | |
1953 | pa); | |
f931551b RC |
1954 | return; |
1955 | } | |
1956 | ||
1957 | if (type == RCVHQ_RCV_TYPE_EAGER) | |
1958 | pa |= dd->tidtemplate; | |
1959 | else /* for now, always full 4KB page */ | |
1960 | pa |= 2 << 29; | |
1961 | } | |
1962 | tidx = tidptr - dd->egrtidbase; | |
1963 | writel(pa, tidp32); | |
1964 | mmiowb(); | |
1965 | } | |
1966 | ||
1967 | ||
1968 | /** | |
1969 | * qib_6120_clear_tids - clear all TID entries for a context, expected and eager | |
1970 | * @dd: the qlogic_ib device | |
1971 | * @ctxt: the context | |
1972 | * | |
1973 | * clear all TID entries for a context, expected and eager. | |
1974 | * Used from qib_close(). On this chip, TIDs are only 32 bits, | |
1975 | * not 64, but they are still on 64 bit boundaries, so tidbase | |
1976 | * is declared as u64 * for the pointer math, even though we write 32 bits | |
1977 | */ | |
1978 | static void qib_6120_clear_tids(struct qib_devdata *dd, | |
1979 | struct qib_ctxtdata *rcd) | |
1980 | { | |
1981 | u64 __iomem *tidbase; | |
1982 | unsigned long tidinv; | |
1983 | u32 ctxt; | |
1984 | int i; | |
1985 | ||
1986 | if (!dd->kregbase || !rcd) | |
1987 | return; | |
1988 | ||
1989 | ctxt = rcd->ctxt; | |
1990 | ||
1991 | tidinv = dd->tidinvalid; | |
1992 | tidbase = (u64 __iomem *) | |
1993 | ((char __iomem *)(dd->kregbase) + | |
1994 | dd->rcvtidbase + | |
1995 | ctxt * dd->rcvtidcnt * sizeof(*tidbase)); | |
1996 | ||
1997 | for (i = 0; i < dd->rcvtidcnt; i++) | |
1998 | /* use func pointer because could be one of two funcs */ | |
1999 | dd->f_put_tid(dd, &tidbase[i], RCVHQ_RCV_TYPE_EXPECTED, | |
2000 | tidinv); | |
2001 | ||
2002 | tidbase = (u64 __iomem *) | |
2003 | ((char __iomem *)(dd->kregbase) + | |
2004 | dd->rcvegrbase + | |
2005 | rcd->rcvegr_tid_base * sizeof(*tidbase)); | |
2006 | ||
2007 | for (i = 0; i < rcd->rcvegrcnt; i++) | |
2008 | /* use func pointer because could be one of two funcs */ | |
2009 | dd->f_put_tid(dd, &tidbase[i], RCVHQ_RCV_TYPE_EAGER, | |
2010 | tidinv); | |
2011 | } | |
2012 | ||
2013 | /** | |
2014 | * qib_6120_tidtemplate - setup constants for TID updates | |
2015 | * @dd: the qlogic_ib device | |
2016 | * | |
2017 | * We setup stuff that we use a lot, to avoid calculating each time | |
2018 | */ | |
2019 | static void qib_6120_tidtemplate(struct qib_devdata *dd) | |
2020 | { | |
2021 | u32 egrsize = dd->rcvegrbufsize; | |
2022 | ||
2023 | /* | |
2024 | * For now, we always allocate 4KB buffers (at init) so we can | |
2025 | * receive max size packets. We may want a module parameter to | |
2026 | * specify 2KB or 4KB and/or make be per ctxt instead of per device | |
2027 | * for those who want to reduce memory footprint. Note that the | |
2028 | * rcvhdrentsize size must be large enough to hold the largest | |
2029 | * IB header (currently 96 bytes) that we expect to handle (plus of | |
2030 | * course the 2 dwords of RHF). | |
2031 | */ | |
2032 | if (egrsize == 2048) | |
2033 | dd->tidtemplate = 1U << 29; | |
2034 | else if (egrsize == 4096) | |
2035 | dd->tidtemplate = 2U << 29; | |
2036 | dd->tidinvalid = 0; | |
2037 | } | |
2038 | ||
2039 | int __attribute__((weak)) qib_unordered_wc(void) | |
2040 | { | |
2041 | return 0; | |
2042 | } | |
2043 | ||
2044 | /** | |
2045 | * qib_6120_get_base_info - set chip-specific flags for user code | |
2046 | * @rcd: the qlogic_ib ctxt | |
2047 | * @kbase: qib_base_info pointer | |
2048 | * | |
2049 | * We set the PCIE flag because the lower bandwidth on PCIe vs | |
2050 | * HyperTransport can affect some user packet algorithms. | |
2051 | */ | |
2052 | static int qib_6120_get_base_info(struct qib_ctxtdata *rcd, | |
2053 | struct qib_base_info *kinfo) | |
2054 | { | |
2055 | if (qib_unordered_wc()) | |
2056 | kinfo->spi_runtime_flags |= QIB_RUNTIME_FORCE_WC_ORDER; | |
2057 | ||
2058 | kinfo->spi_runtime_flags |= QIB_RUNTIME_PCIE | | |
2059 | QIB_RUNTIME_FORCE_PIOAVAIL | QIB_RUNTIME_PIO_REGSWAPPED; | |
2060 | return 0; | |
2061 | } | |
2062 | ||
2063 | ||
2064 | static struct qib_message_header * | |
2065 | qib_6120_get_msgheader(struct qib_devdata *dd, __le32 *rhf_addr) | |
2066 | { | |
2067 | return (struct qib_message_header *) | |
2068 | &rhf_addr[sizeof(u64) / sizeof(u32)]; | |
2069 | } | |
2070 | ||
2071 | static void qib_6120_config_ctxts(struct qib_devdata *dd) | |
2072 | { | |
2073 | dd->ctxtcnt = qib_read_kreg32(dd, kr_portcnt); | |
2074 | if (qib_n_krcv_queues > 1) { | |
2075 | dd->first_user_ctxt = qib_n_krcv_queues * dd->num_pports; | |
2076 | if (dd->first_user_ctxt > dd->ctxtcnt) | |
2077 | dd->first_user_ctxt = dd->ctxtcnt; | |
2078 | dd->qpn_mask = dd->first_user_ctxt <= 2 ? 2 : 6; | |
2079 | } else | |
2080 | dd->first_user_ctxt = dd->num_pports; | |
2081 | dd->n_krcv_queues = dd->first_user_ctxt; | |
2082 | } | |
2083 | ||
2084 | static void qib_update_6120_usrhead(struct qib_ctxtdata *rcd, u64 hd, | |
19ede2e4 | 2085 | u32 updegr, u32 egrhd, u32 npkts) |
f931551b | 2086 | { |
f931551b RC |
2087 | if (updegr) |
2088 | qib_write_ureg(rcd->dd, ur_rcvegrindexhead, egrhd, rcd->ctxt); | |
eddfb675 RV |
2089 | mmiowb(); |
2090 | qib_write_ureg(rcd->dd, ur_rcvhdrhead, hd, rcd->ctxt); | |
2091 | mmiowb(); | |
f931551b RC |
2092 | } |
2093 | ||
2094 | static u32 qib_6120_hdrqempty(struct qib_ctxtdata *rcd) | |
2095 | { | |
2096 | u32 head, tail; | |
2097 | ||
2098 | head = qib_read_ureg32(rcd->dd, ur_rcvhdrhead, rcd->ctxt); | |
2099 | if (rcd->rcvhdrtail_kvaddr) | |
2100 | tail = qib_get_rcvhdrtail(rcd); | |
2101 | else | |
2102 | tail = qib_read_ureg32(rcd->dd, ur_rcvhdrtail, rcd->ctxt); | |
2103 | return head == tail; | |
2104 | } | |
2105 | ||
2106 | /* | |
2107 | * Used when we close any ctxt, for DMA already in flight | |
2108 | * at close. Can't be done until we know hdrq size, so not | |
2109 | * early in chip init. | |
2110 | */ | |
2111 | static void alloc_dummy_hdrq(struct qib_devdata *dd) | |
2112 | { | |
2113 | dd->cspec->dummy_hdrq = dma_alloc_coherent(&dd->pcidev->dev, | |
2114 | dd->rcd[0]->rcvhdrq_size, | |
2115 | &dd->cspec->dummy_hdrq_phys, | |
0f3696eb | 2116 | GFP_ATOMIC | __GFP_COMP); |
f931551b RC |
2117 | if (!dd->cspec->dummy_hdrq) { |
2118 | qib_devinfo(dd->pcidev, "Couldn't allocate dummy hdrq\n"); | |
2119 | /* fallback to just 0'ing */ | |
2120 | dd->cspec->dummy_hdrq_phys = 0UL; | |
2121 | } | |
2122 | } | |
2123 | ||
2124 | /* | |
2125 | * Modify the RCVCTRL register in chip-specific way. This | |
2126 | * is a function because bit positions and (future) register | |
2127 | * location is chip-specific, but the needed operations are | |
2128 | * generic. <op> is a bit-mask because we often want to | |
2129 | * do multiple modifications. | |
2130 | */ | |
2131 | static void rcvctrl_6120_mod(struct qib_pportdata *ppd, unsigned int op, | |
2132 | int ctxt) | |
2133 | { | |
2134 | struct qib_devdata *dd = ppd->dd; | |
2135 | u64 mask, val; | |
2136 | unsigned long flags; | |
2137 | ||
2138 | spin_lock_irqsave(&dd->cspec->rcvmod_lock, flags); | |
2139 | ||
2140 | if (op & QIB_RCVCTRL_TAILUPD_ENB) | |
2141 | dd->rcvctrl |= (1ULL << QLOGIC_IB_R_TAILUPD_SHIFT); | |
2142 | if (op & QIB_RCVCTRL_TAILUPD_DIS) | |
2143 | dd->rcvctrl &= ~(1ULL << QLOGIC_IB_R_TAILUPD_SHIFT); | |
2144 | if (op & QIB_RCVCTRL_PKEY_ENB) | |
2145 | dd->rcvctrl &= ~(1ULL << IBA6120_R_PKEY_DIS_SHIFT); | |
2146 | if (op & QIB_RCVCTRL_PKEY_DIS) | |
2147 | dd->rcvctrl |= (1ULL << IBA6120_R_PKEY_DIS_SHIFT); | |
2148 | if (ctxt < 0) | |
2149 | mask = (1ULL << dd->ctxtcnt) - 1; | |
2150 | else | |
2151 | mask = (1ULL << ctxt); | |
2152 | if (op & QIB_RCVCTRL_CTXT_ENB) { | |
2153 | /* always done for specific ctxt */ | |
2154 | dd->rcvctrl |= (mask << SYM_LSB(RcvCtrl, PortEnable)); | |
2155 | if (!(dd->flags & QIB_NODMA_RTAIL)) | |
2156 | dd->rcvctrl |= 1ULL << QLOGIC_IB_R_TAILUPD_SHIFT; | |
2157 | /* Write these registers before the context is enabled. */ | |
2158 | qib_write_kreg_ctxt(dd, kr_rcvhdrtailaddr, ctxt, | |
2159 | dd->rcd[ctxt]->rcvhdrqtailaddr_phys); | |
2160 | qib_write_kreg_ctxt(dd, kr_rcvhdraddr, ctxt, | |
2161 | dd->rcd[ctxt]->rcvhdrq_phys); | |
2162 | ||
2163 | if (ctxt == 0 && !dd->cspec->dummy_hdrq) | |
2164 | alloc_dummy_hdrq(dd); | |
2165 | } | |
2166 | if (op & QIB_RCVCTRL_CTXT_DIS) | |
2167 | dd->rcvctrl &= ~(mask << SYM_LSB(RcvCtrl, PortEnable)); | |
2168 | if (op & QIB_RCVCTRL_INTRAVAIL_ENB) | |
2169 | dd->rcvctrl |= (mask << QLOGIC_IB_R_INTRAVAIL_SHIFT); | |
2170 | if (op & QIB_RCVCTRL_INTRAVAIL_DIS) | |
2171 | dd->rcvctrl &= ~(mask << QLOGIC_IB_R_INTRAVAIL_SHIFT); | |
2172 | qib_write_kreg(dd, kr_rcvctrl, dd->rcvctrl); | |
2173 | if ((op & QIB_RCVCTRL_INTRAVAIL_ENB) && dd->rhdrhead_intr_off) { | |
2174 | /* arm rcv interrupt */ | |
2175 | val = qib_read_ureg32(dd, ur_rcvhdrhead, ctxt) | | |
2176 | dd->rhdrhead_intr_off; | |
2177 | qib_write_ureg(dd, ur_rcvhdrhead, val, ctxt); | |
2178 | } | |
2179 | if (op & QIB_RCVCTRL_CTXT_ENB) { | |
2180 | /* | |
2181 | * Init the context registers also; if we were | |
2182 | * disabled, tail and head should both be zero | |
2183 | * already from the enable, but since we don't | |
25985edc | 2184 | * know, we have to do it explicitly. |
f931551b RC |
2185 | */ |
2186 | val = qib_read_ureg32(dd, ur_rcvegrindextail, ctxt); | |
2187 | qib_write_ureg(dd, ur_rcvegrindexhead, val, ctxt); | |
2188 | ||
2189 | val = qib_read_ureg32(dd, ur_rcvhdrtail, ctxt); | |
2190 | dd->rcd[ctxt]->head = val; | |
2191 | /* If kctxt, interrupt on next receive. */ | |
2192 | if (ctxt < dd->first_user_ctxt) | |
2193 | val |= dd->rhdrhead_intr_off; | |
2194 | qib_write_ureg(dd, ur_rcvhdrhead, val, ctxt); | |
2195 | } | |
2196 | if (op & QIB_RCVCTRL_CTXT_DIS) { | |
2197 | /* | |
2198 | * Be paranoid, and never write 0's to these, just use an | |
2199 | * unused page. Of course, | |
2200 | * rcvhdraddr points to a large chunk of memory, so this | |
2201 | * could still trash things, but at least it won't trash | |
2202 | * page 0, and by disabling the ctxt, it should stop "soon", | |
2203 | * even if a packet or two is in already in flight after we | |
2204 | * disabled the ctxt. Only 6120 has this issue. | |
2205 | */ | |
2206 | if (ctxt >= 0) { | |
2207 | qib_write_kreg_ctxt(dd, kr_rcvhdrtailaddr, ctxt, | |
2208 | dd->cspec->dummy_hdrq_phys); | |
2209 | qib_write_kreg_ctxt(dd, kr_rcvhdraddr, ctxt, | |
2210 | dd->cspec->dummy_hdrq_phys); | |
2211 | } else { | |
2212 | unsigned i; | |
2213 | ||
2214 | for (i = 0; i < dd->cfgctxts; i++) { | |
2215 | qib_write_kreg_ctxt(dd, kr_rcvhdrtailaddr, | |
2216 | i, dd->cspec->dummy_hdrq_phys); | |
2217 | qib_write_kreg_ctxt(dd, kr_rcvhdraddr, | |
2218 | i, dd->cspec->dummy_hdrq_phys); | |
2219 | } | |
2220 | } | |
2221 | } | |
2222 | spin_unlock_irqrestore(&dd->cspec->rcvmod_lock, flags); | |
2223 | } | |
2224 | ||
2225 | /* | |
2226 | * Modify the SENDCTRL register in chip-specific way. This | |
2227 | * is a function there may be multiple such registers with | |
2228 | * slightly different layouts. Only operations actually used | |
2229 | * are implemented yet. | |
2230 | * Chip requires no back-back sendctrl writes, so write | |
2231 | * scratch register after writing sendctrl | |
2232 | */ | |
2233 | static void sendctrl_6120_mod(struct qib_pportdata *ppd, u32 op) | |
2234 | { | |
2235 | struct qib_devdata *dd = ppd->dd; | |
2236 | u64 tmp_dd_sendctrl; | |
2237 | unsigned long flags; | |
2238 | ||
2239 | spin_lock_irqsave(&dd->sendctrl_lock, flags); | |
2240 | ||
2241 | /* First the ones that are "sticky", saved in shadow */ | |
2242 | if (op & QIB_SENDCTRL_CLEAR) | |
2243 | dd->sendctrl = 0; | |
2244 | if (op & QIB_SENDCTRL_SEND_DIS) | |
2245 | dd->sendctrl &= ~SYM_MASK(SendCtrl, PIOEnable); | |
2246 | else if (op & QIB_SENDCTRL_SEND_ENB) | |
2247 | dd->sendctrl |= SYM_MASK(SendCtrl, PIOEnable); | |
2248 | if (op & QIB_SENDCTRL_AVAIL_DIS) | |
2249 | dd->sendctrl &= ~SYM_MASK(SendCtrl, PIOBufAvailUpd); | |
2250 | else if (op & QIB_SENDCTRL_AVAIL_ENB) | |
2251 | dd->sendctrl |= SYM_MASK(SendCtrl, PIOBufAvailUpd); | |
2252 | ||
2253 | if (op & QIB_SENDCTRL_DISARM_ALL) { | |
2254 | u32 i, last; | |
2255 | ||
2256 | tmp_dd_sendctrl = dd->sendctrl; | |
2257 | /* | |
2258 | * disarm any that are not yet launched, disabling sends | |
2259 | * and updates until done. | |
2260 | */ | |
2261 | last = dd->piobcnt2k + dd->piobcnt4k; | |
2262 | tmp_dd_sendctrl &= | |
2263 | ~(SYM_MASK(SendCtrl, PIOEnable) | | |
2264 | SYM_MASK(SendCtrl, PIOBufAvailUpd)); | |
2265 | for (i = 0; i < last; i++) { | |
2266 | qib_write_kreg(dd, kr_sendctrl, tmp_dd_sendctrl | | |
2267 | SYM_MASK(SendCtrl, Disarm) | i); | |
2268 | qib_write_kreg(dd, kr_scratch, 0); | |
2269 | } | |
2270 | } | |
2271 | ||
2272 | tmp_dd_sendctrl = dd->sendctrl; | |
2273 | ||
2274 | if (op & QIB_SENDCTRL_FLUSH) | |
2275 | tmp_dd_sendctrl |= SYM_MASK(SendCtrl, Abort); | |
2276 | if (op & QIB_SENDCTRL_DISARM) | |
2277 | tmp_dd_sendctrl |= SYM_MASK(SendCtrl, Disarm) | | |
2278 | ((op & QIB_6120_SendCtrl_DisarmPIOBuf_RMASK) << | |
2279 | SYM_LSB(SendCtrl, DisarmPIOBuf)); | |
2280 | if (op & QIB_SENDCTRL_AVAIL_BLIP) | |
2281 | tmp_dd_sendctrl &= ~SYM_MASK(SendCtrl, PIOBufAvailUpd); | |
2282 | ||
2283 | qib_write_kreg(dd, kr_sendctrl, tmp_dd_sendctrl); | |
2284 | qib_write_kreg(dd, kr_scratch, 0); | |
2285 | ||
2286 | if (op & QIB_SENDCTRL_AVAIL_BLIP) { | |
2287 | qib_write_kreg(dd, kr_sendctrl, dd->sendctrl); | |
2288 | qib_write_kreg(dd, kr_scratch, 0); | |
2289 | } | |
2290 | ||
2291 | spin_unlock_irqrestore(&dd->sendctrl_lock, flags); | |
2292 | ||
2293 | if (op & QIB_SENDCTRL_FLUSH) { | |
2294 | u32 v; | |
2295 | /* | |
2296 | * ensure writes have hit chip, then do a few | |
2297 | * more reads, to allow DMA of pioavail registers | |
2298 | * to occur, so in-memory copy is in sync with | |
2299 | * the chip. Not always safe to sleep. | |
2300 | */ | |
2301 | v = qib_read_kreg32(dd, kr_scratch); | |
2302 | qib_write_kreg(dd, kr_scratch, v); | |
2303 | v = qib_read_kreg32(dd, kr_scratch); | |
2304 | qib_write_kreg(dd, kr_scratch, v); | |
2305 | qib_read_kreg32(dd, kr_scratch); | |
2306 | } | |
2307 | } | |
2308 | ||
2309 | /** | |
2310 | * qib_portcntr_6120 - read a per-port counter | |
2311 | * @dd: the qlogic_ib device | |
2312 | * @creg: the counter to snapshot | |
2313 | */ | |
2314 | static u64 qib_portcntr_6120(struct qib_pportdata *ppd, u32 reg) | |
2315 | { | |
2316 | u64 ret = 0ULL; | |
2317 | struct qib_devdata *dd = ppd->dd; | |
2318 | u16 creg; | |
2319 | /* 0xffff for unimplemented or synthesized counters */ | |
2320 | static const u16 xlator[] = { | |
2321 | [QIBPORTCNTR_PKTSEND] = cr_pktsend, | |
2322 | [QIBPORTCNTR_WORDSEND] = cr_wordsend, | |
2323 | [QIBPORTCNTR_PSXMITDATA] = 0xffff, | |
2324 | [QIBPORTCNTR_PSXMITPKTS] = 0xffff, | |
2325 | [QIBPORTCNTR_PSXMITWAIT] = 0xffff, | |
2326 | [QIBPORTCNTR_SENDSTALL] = cr_sendstall, | |
2327 | [QIBPORTCNTR_PKTRCV] = cr_pktrcv, | |
2328 | [QIBPORTCNTR_PSRCVDATA] = 0xffff, | |
2329 | [QIBPORTCNTR_PSRCVPKTS] = 0xffff, | |
2330 | [QIBPORTCNTR_RCVEBP] = cr_rcvebp, | |
2331 | [QIBPORTCNTR_RCVOVFL] = cr_rcvovfl, | |
2332 | [QIBPORTCNTR_WORDRCV] = cr_wordrcv, | |
2333 | [QIBPORTCNTR_RXDROPPKT] = cr_rxdroppkt, | |
2334 | [QIBPORTCNTR_RXLOCALPHYERR] = 0xffff, | |
2335 | [QIBPORTCNTR_RXVLERR] = 0xffff, | |
2336 | [QIBPORTCNTR_ERRICRC] = cr_erricrc, | |
2337 | [QIBPORTCNTR_ERRVCRC] = cr_errvcrc, | |
2338 | [QIBPORTCNTR_ERRLPCRC] = cr_errlpcrc, | |
2339 | [QIBPORTCNTR_BADFORMAT] = cr_badformat, | |
2340 | [QIBPORTCNTR_ERR_RLEN] = cr_err_rlen, | |
2341 | [QIBPORTCNTR_IBSYMBOLERR] = cr_ibsymbolerr, | |
2342 | [QIBPORTCNTR_INVALIDRLEN] = cr_invalidrlen, | |
2343 | [QIBPORTCNTR_UNSUPVL] = cr_txunsupvl, | |
2344 | [QIBPORTCNTR_EXCESSBUFOVFL] = 0xffff, | |
2345 | [QIBPORTCNTR_ERRLINK] = cr_errlink, | |
2346 | [QIBPORTCNTR_IBLINKDOWN] = cr_iblinkdown, | |
2347 | [QIBPORTCNTR_IBLINKERRRECOV] = cr_iblinkerrrecov, | |
2348 | [QIBPORTCNTR_LLI] = 0xffff, | |
2349 | [QIBPORTCNTR_PSINTERVAL] = 0xffff, | |
2350 | [QIBPORTCNTR_PSSTART] = 0xffff, | |
2351 | [QIBPORTCNTR_PSSTAT] = 0xffff, | |
2352 | [QIBPORTCNTR_VL15PKTDROP] = 0xffff, | |
2353 | [QIBPORTCNTR_ERRPKEY] = cr_errpkey, | |
2354 | [QIBPORTCNTR_KHDROVFL] = 0xffff, | |
2355 | }; | |
2356 | ||
2357 | if (reg >= ARRAY_SIZE(xlator)) { | |
2358 | qib_devinfo(ppd->dd->pcidev, | |
2359 | "Unimplemented portcounter %u\n", reg); | |
2360 | goto done; | |
2361 | } | |
2362 | creg = xlator[reg]; | |
2363 | ||
2364 | /* handle counters requests not implemented as chip counters */ | |
2365 | if (reg == QIBPORTCNTR_LLI) | |
2366 | ret = dd->cspec->lli_errs; | |
2367 | else if (reg == QIBPORTCNTR_EXCESSBUFOVFL) | |
2368 | ret = dd->cspec->overrun_thresh_errs; | |
2369 | else if (reg == QIBPORTCNTR_KHDROVFL) { | |
2370 | int i; | |
2371 | ||
2372 | /* sum over all kernel contexts */ | |
2373 | for (i = 0; i < dd->first_user_ctxt; i++) | |
2374 | ret += read_6120_creg32(dd, cr_portovfl + i); | |
2375 | } else if (reg == QIBPORTCNTR_PSSTAT) | |
2376 | ret = dd->cspec->pma_sample_status; | |
2377 | if (creg == 0xffff) | |
2378 | goto done; | |
2379 | ||
2380 | /* | |
2381 | * only fast incrementing counters are 64bit; use 32 bit reads to | |
2382 | * avoid two independent reads when on opteron | |
2383 | */ | |
2384 | if (creg == cr_wordsend || creg == cr_wordrcv || | |
2385 | creg == cr_pktsend || creg == cr_pktrcv) | |
2386 | ret = read_6120_creg(dd, creg); | |
2387 | else | |
2388 | ret = read_6120_creg32(dd, creg); | |
2389 | if (creg == cr_ibsymbolerr) { | |
2390 | if (dd->cspec->ibdeltainprog) | |
2391 | ret -= ret - dd->cspec->ibsymsnap; | |
2392 | ret -= dd->cspec->ibsymdelta; | |
2393 | } else if (creg == cr_iblinkerrrecov) { | |
2394 | if (dd->cspec->ibdeltainprog) | |
2395 | ret -= ret - dd->cspec->iblnkerrsnap; | |
2396 | ret -= dd->cspec->iblnkerrdelta; | |
2397 | } | |
2398 | if (reg == QIBPORTCNTR_RXDROPPKT) /* add special cased count */ | |
2399 | ret += dd->cspec->rxfc_unsupvl_errs; | |
2400 | ||
2401 | done: | |
2402 | return ret; | |
2403 | } | |
2404 | ||
2405 | /* | |
2406 | * Device counter names (not port-specific), one line per stat, | |
2407 | * single string. Used by utilities like ipathstats to print the stats | |
2408 | * in a way which works for different versions of drivers, without changing | |
2409 | * the utility. Names need to be 12 chars or less (w/o newline), for proper | |
2410 | * display by utility. | |
2411 | * Non-error counters are first. | |
2412 | * Start of "error" conters is indicated by a leading "E " on the first | |
2413 | * "error" counter, and doesn't count in label length. | |
2414 | * The EgrOvfl list needs to be last so we truncate them at the configured | |
2415 | * context count for the device. | |
2416 | * cntr6120indices contains the corresponding register indices. | |
2417 | */ | |
2418 | static const char cntr6120names[] = | |
2419 | "Interrupts\n" | |
2420 | "HostBusStall\n" | |
2421 | "E RxTIDFull\n" | |
2422 | "RxTIDInvalid\n" | |
2423 | "Ctxt0EgrOvfl\n" | |
2424 | "Ctxt1EgrOvfl\n" | |
2425 | "Ctxt2EgrOvfl\n" | |
2426 | "Ctxt3EgrOvfl\n" | |
2427 | "Ctxt4EgrOvfl\n"; | |
2428 | ||
2429 | static const size_t cntr6120indices[] = { | |
2430 | cr_lbint, | |
2431 | cr_lbflowstall, | |
2432 | cr_errtidfull, | |
2433 | cr_errtidvalid, | |
2434 | cr_portovfl + 0, | |
2435 | cr_portovfl + 1, | |
2436 | cr_portovfl + 2, | |
2437 | cr_portovfl + 3, | |
2438 | cr_portovfl + 4, | |
2439 | }; | |
2440 | ||
2441 | /* | |
2442 | * same as cntr6120names and cntr6120indices, but for port-specific counters. | |
2443 | * portcntr6120indices is somewhat complicated by some registers needing | |
2444 | * adjustments of various kinds, and those are ORed with _PORT_VIRT_FLAG | |
2445 | */ | |
2446 | static const char portcntr6120names[] = | |
2447 | "TxPkt\n" | |
2448 | "TxFlowPkt\n" | |
2449 | "TxWords\n" | |
2450 | "RxPkt\n" | |
2451 | "RxFlowPkt\n" | |
2452 | "RxWords\n" | |
2453 | "TxFlowStall\n" | |
2454 | "E IBStatusChng\n" | |
2455 | "IBLinkDown\n" | |
2456 | "IBLnkRecov\n" | |
2457 | "IBRxLinkErr\n" | |
2458 | "IBSymbolErr\n" | |
2459 | "RxLLIErr\n" | |
2460 | "RxBadFormat\n" | |
2461 | "RxBadLen\n" | |
2462 | "RxBufOvrfl\n" | |
2463 | "RxEBP\n" | |
2464 | "RxFlowCtlErr\n" | |
2465 | "RxICRCerr\n" | |
2466 | "RxLPCRCerr\n" | |
2467 | "RxVCRCerr\n" | |
2468 | "RxInvalLen\n" | |
2469 | "RxInvalPKey\n" | |
2470 | "RxPktDropped\n" | |
2471 | "TxBadLength\n" | |
2472 | "TxDropped\n" | |
2473 | "TxInvalLen\n" | |
2474 | "TxUnderrun\n" | |
2475 | "TxUnsupVL\n" | |
2476 | ; | |
2477 | ||
2478 | #define _PORT_VIRT_FLAG 0x8000 /* "virtual", need adjustments */ | |
2479 | static const size_t portcntr6120indices[] = { | |
2480 | QIBPORTCNTR_PKTSEND | _PORT_VIRT_FLAG, | |
2481 | cr_pktsendflow, | |
2482 | QIBPORTCNTR_WORDSEND | _PORT_VIRT_FLAG, | |
2483 | QIBPORTCNTR_PKTRCV | _PORT_VIRT_FLAG, | |
2484 | cr_pktrcvflowctrl, | |
2485 | QIBPORTCNTR_WORDRCV | _PORT_VIRT_FLAG, | |
2486 | QIBPORTCNTR_SENDSTALL | _PORT_VIRT_FLAG, | |
2487 | cr_ibstatuschange, | |
2488 | QIBPORTCNTR_IBLINKDOWN | _PORT_VIRT_FLAG, | |
2489 | QIBPORTCNTR_IBLINKERRRECOV | _PORT_VIRT_FLAG, | |
2490 | QIBPORTCNTR_ERRLINK | _PORT_VIRT_FLAG, | |
2491 | QIBPORTCNTR_IBSYMBOLERR | _PORT_VIRT_FLAG, | |
2492 | QIBPORTCNTR_LLI | _PORT_VIRT_FLAG, | |
2493 | QIBPORTCNTR_BADFORMAT | _PORT_VIRT_FLAG, | |
2494 | QIBPORTCNTR_ERR_RLEN | _PORT_VIRT_FLAG, | |
2495 | QIBPORTCNTR_RCVOVFL | _PORT_VIRT_FLAG, | |
2496 | QIBPORTCNTR_RCVEBP | _PORT_VIRT_FLAG, | |
2497 | cr_rcvflowctrl_err, | |
2498 | QIBPORTCNTR_ERRICRC | _PORT_VIRT_FLAG, | |
2499 | QIBPORTCNTR_ERRLPCRC | _PORT_VIRT_FLAG, | |
2500 | QIBPORTCNTR_ERRVCRC | _PORT_VIRT_FLAG, | |
2501 | QIBPORTCNTR_INVALIDRLEN | _PORT_VIRT_FLAG, | |
2502 | QIBPORTCNTR_ERRPKEY | _PORT_VIRT_FLAG, | |
2503 | QIBPORTCNTR_RXDROPPKT | _PORT_VIRT_FLAG, | |
2504 | cr_invalidslen, | |
2505 | cr_senddropped, | |
2506 | cr_errslen, | |
2507 | cr_sendunderrun, | |
2508 | cr_txunsupvl, | |
2509 | }; | |
2510 | ||
2511 | /* do all the setup to make the counter reads efficient later */ | |
2512 | static void init_6120_cntrnames(struct qib_devdata *dd) | |
2513 | { | |
2514 | int i, j = 0; | |
2515 | char *s; | |
2516 | ||
2517 | for (i = 0, s = (char *)cntr6120names; s && j <= dd->cfgctxts; | |
2518 | i++) { | |
2519 | /* we always have at least one counter before the egrovfl */ | |
2520 | if (!j && !strncmp("Ctxt0EgrOvfl", s + 1, 12)) | |
2521 | j = 1; | |
2522 | s = strchr(s + 1, '\n'); | |
2523 | if (s && j) | |
2524 | j++; | |
2525 | } | |
2526 | dd->cspec->ncntrs = i; | |
2527 | if (!s) | |
2528 | /* full list; size is without terminating null */ | |
2529 | dd->cspec->cntrnamelen = sizeof(cntr6120names) - 1; | |
2530 | else | |
2531 | dd->cspec->cntrnamelen = 1 + s - cntr6120names; | |
2532 | dd->cspec->cntrs = kmalloc(dd->cspec->ncntrs | |
2533 | * sizeof(u64), GFP_KERNEL); | |
f931551b RC |
2534 | |
2535 | for (i = 0, s = (char *)portcntr6120names; s; i++) | |
2536 | s = strchr(s + 1, '\n'); | |
2537 | dd->cspec->nportcntrs = i - 1; | |
2538 | dd->cspec->portcntrnamelen = sizeof(portcntr6120names) - 1; | |
2539 | dd->cspec->portcntrs = kmalloc(dd->cspec->nportcntrs | |
2540 | * sizeof(u64), GFP_KERNEL); | |
f931551b RC |
2541 | } |
2542 | ||
2543 | static u32 qib_read_6120cntrs(struct qib_devdata *dd, loff_t pos, char **namep, | |
2544 | u64 **cntrp) | |
2545 | { | |
2546 | u32 ret; | |
2547 | ||
2548 | if (namep) { | |
2549 | ret = dd->cspec->cntrnamelen; | |
2550 | if (pos >= ret) | |
2551 | ret = 0; /* final read after getting everything */ | |
2552 | else | |
2553 | *namep = (char *)cntr6120names; | |
2554 | } else { | |
2555 | u64 *cntr = dd->cspec->cntrs; | |
2556 | int i; | |
2557 | ||
2558 | ret = dd->cspec->ncntrs * sizeof(u64); | |
2559 | if (!cntr || pos >= ret) { | |
2560 | /* everything read, or couldn't get memory */ | |
2561 | ret = 0; | |
2562 | goto done; | |
2563 | } | |
2564 | if (pos >= ret) { | |
2565 | ret = 0; /* final read after getting everything */ | |
2566 | goto done; | |
2567 | } | |
2568 | *cntrp = cntr; | |
2569 | for (i = 0; i < dd->cspec->ncntrs; i++) | |
2570 | *cntr++ = read_6120_creg32(dd, cntr6120indices[i]); | |
2571 | } | |
2572 | done: | |
2573 | return ret; | |
2574 | } | |
2575 | ||
2576 | static u32 qib_read_6120portcntrs(struct qib_devdata *dd, loff_t pos, u32 port, | |
2577 | char **namep, u64 **cntrp) | |
2578 | { | |
2579 | u32 ret; | |
2580 | ||
2581 | if (namep) { | |
2582 | ret = dd->cspec->portcntrnamelen; | |
2583 | if (pos >= ret) | |
2584 | ret = 0; /* final read after getting everything */ | |
2585 | else | |
2586 | *namep = (char *)portcntr6120names; | |
2587 | } else { | |
2588 | u64 *cntr = dd->cspec->portcntrs; | |
2589 | struct qib_pportdata *ppd = &dd->pport[port]; | |
2590 | int i; | |
2591 | ||
2592 | ret = dd->cspec->nportcntrs * sizeof(u64); | |
2593 | if (!cntr || pos >= ret) { | |
2594 | /* everything read, or couldn't get memory */ | |
2595 | ret = 0; | |
2596 | goto done; | |
2597 | } | |
2598 | *cntrp = cntr; | |
2599 | for (i = 0; i < dd->cspec->nportcntrs; i++) { | |
2600 | if (portcntr6120indices[i] & _PORT_VIRT_FLAG) | |
2601 | *cntr++ = qib_portcntr_6120(ppd, | |
2602 | portcntr6120indices[i] & | |
2603 | ~_PORT_VIRT_FLAG); | |
2604 | else | |
2605 | *cntr++ = read_6120_creg32(dd, | |
2606 | portcntr6120indices[i]); | |
2607 | } | |
2608 | } | |
2609 | done: | |
2610 | return ret; | |
2611 | } | |
2612 | ||
2613 | static void qib_chk_6120_errormask(struct qib_devdata *dd) | |
2614 | { | |
2615 | static u32 fixed; | |
2616 | u32 ctrl; | |
2617 | unsigned long errormask; | |
2618 | unsigned long hwerrs; | |
2619 | ||
2620 | if (!dd->cspec->errormask || !(dd->flags & QIB_INITTED)) | |
2621 | return; | |
2622 | ||
2623 | errormask = qib_read_kreg64(dd, kr_errmask); | |
2624 | ||
2625 | if (errormask == dd->cspec->errormask) | |
2626 | return; | |
2627 | fixed++; | |
2628 | ||
2629 | hwerrs = qib_read_kreg64(dd, kr_hwerrstatus); | |
2630 | ctrl = qib_read_kreg32(dd, kr_control); | |
2631 | ||
2632 | qib_write_kreg(dd, kr_errmask, | |
2633 | dd->cspec->errormask); | |
2634 | ||
2635 | if ((hwerrs & dd->cspec->hwerrmask) || | |
2636 | (ctrl & QLOGIC_IB_C_FREEZEMODE)) { | |
2637 | qib_write_kreg(dd, kr_hwerrclear, 0ULL); | |
2638 | qib_write_kreg(dd, kr_errclear, 0ULL); | |
2639 | /* force re-interrupt of pending events, just in case */ | |
2640 | qib_write_kreg(dd, kr_intclear, 0ULL); | |
2641 | qib_devinfo(dd->pcidev, | |
2642 | "errormask fixed(%u) %lx->%lx, ctrl %x hwerr %lx\n", | |
2643 | fixed, errormask, (unsigned long)dd->cspec->errormask, | |
2644 | ctrl, hwerrs); | |
2645 | } | |
2646 | } | |
2647 | ||
2648 | /** | |
2649 | * qib_get_faststats - get word counters from chip before they overflow | |
2650 | * @opaque - contains a pointer to the qlogic_ib device qib_devdata | |
2651 | * | |
2652 | * This needs more work; in particular, decision on whether we really | |
2653 | * need traffic_wds done the way it is | |
2654 | * called from add_timer | |
2655 | */ | |
2656 | static void qib_get_6120_faststats(unsigned long opaque) | |
2657 | { | |
2658 | struct qib_devdata *dd = (struct qib_devdata *) opaque; | |
2659 | struct qib_pportdata *ppd = dd->pport; | |
2660 | unsigned long flags; | |
2661 | u64 traffic_wds; | |
2662 | ||
2663 | /* | |
2664 | * don't access the chip while running diags, or memory diags can | |
2665 | * fail | |
2666 | */ | |
2667 | if (!(dd->flags & QIB_INITTED) || dd->diag_client) | |
2668 | /* but re-arm the timer, for diags case; won't hurt other */ | |
2669 | goto done; | |
2670 | ||
2671 | /* | |
2672 | * We now try to maintain an activity timer, based on traffic | |
2673 | * exceeding a threshold, so we need to check the word-counts | |
2674 | * even if they are 64-bit. | |
2675 | */ | |
2676 | traffic_wds = qib_portcntr_6120(ppd, cr_wordsend) + | |
2677 | qib_portcntr_6120(ppd, cr_wordrcv); | |
2678 | spin_lock_irqsave(&dd->eep_st_lock, flags); | |
2679 | traffic_wds -= dd->traffic_wds; | |
2680 | dd->traffic_wds += traffic_wds; | |
f931551b RC |
2681 | spin_unlock_irqrestore(&dd->eep_st_lock, flags); |
2682 | ||
2683 | qib_chk_6120_errormask(dd); | |
2684 | done: | |
2685 | mod_timer(&dd->stats_timer, jiffies + HZ * ACTIVITY_TIMER); | |
2686 | } | |
2687 | ||
2688 | /* no interrupt fallback for these chips */ | |
2689 | static int qib_6120_nointr_fallback(struct qib_devdata *dd) | |
2690 | { | |
2691 | return 0; | |
2692 | } | |
2693 | ||
2694 | /* | |
2695 | * reset the XGXS (between serdes and IBC). Slightly less intrusive | |
2696 | * than resetting the IBC or external link state, and useful in some | |
2697 | * cases to cause some retraining. To do this right, we reset IBC | |
2698 | * as well. | |
2699 | */ | |
2700 | static void qib_6120_xgxs_reset(struct qib_pportdata *ppd) | |
2701 | { | |
2702 | u64 val, prev_val; | |
2703 | struct qib_devdata *dd = ppd->dd; | |
2704 | ||
2705 | prev_val = qib_read_kreg64(dd, kr_xgxs_cfg); | |
2706 | val = prev_val | QLOGIC_IB_XGXS_RESET; | |
2707 | prev_val &= ~QLOGIC_IB_XGXS_RESET; /* be sure */ | |
2708 | qib_write_kreg(dd, kr_control, | |
2709 | dd->control & ~QLOGIC_IB_C_LINKENABLE); | |
2710 | qib_write_kreg(dd, kr_xgxs_cfg, val); | |
2711 | qib_read_kreg32(dd, kr_scratch); | |
2712 | qib_write_kreg(dd, kr_xgxs_cfg, prev_val); | |
2713 | qib_write_kreg(dd, kr_control, dd->control); | |
2714 | } | |
2715 | ||
2716 | static int qib_6120_get_ib_cfg(struct qib_pportdata *ppd, int which) | |
2717 | { | |
2718 | int ret; | |
2719 | ||
2720 | switch (which) { | |
2721 | case QIB_IB_CFG_LWID: | |
2722 | ret = ppd->link_width_active; | |
2723 | break; | |
2724 | ||
2725 | case QIB_IB_CFG_SPD: | |
2726 | ret = ppd->link_speed_active; | |
2727 | break; | |
2728 | ||
2729 | case QIB_IB_CFG_LWID_ENB: | |
2730 | ret = ppd->link_width_enabled; | |
2731 | break; | |
2732 | ||
2733 | case QIB_IB_CFG_SPD_ENB: | |
2734 | ret = ppd->link_speed_enabled; | |
2735 | break; | |
2736 | ||
2737 | case QIB_IB_CFG_OP_VLS: | |
2738 | ret = ppd->vls_operational; | |
2739 | break; | |
2740 | ||
2741 | case QIB_IB_CFG_VL_HIGH_CAP: | |
2742 | ret = 0; | |
2743 | break; | |
2744 | ||
2745 | case QIB_IB_CFG_VL_LOW_CAP: | |
2746 | ret = 0; | |
2747 | break; | |
2748 | ||
2749 | case QIB_IB_CFG_OVERRUN_THRESH: /* IB overrun threshold */ | |
2750 | ret = SYM_FIELD(ppd->dd->cspec->ibcctrl, IBCCtrl, | |
2751 | OverrunThreshold); | |
2752 | break; | |
2753 | ||
2754 | case QIB_IB_CFG_PHYERR_THRESH: /* IB PHY error threshold */ | |
2755 | ret = SYM_FIELD(ppd->dd->cspec->ibcctrl, IBCCtrl, | |
2756 | PhyerrThreshold); | |
2757 | break; | |
2758 | ||
2759 | case QIB_IB_CFG_LINKDEFAULT: /* IB link default (sleep/poll) */ | |
2760 | /* will only take effect when the link state changes */ | |
2761 | ret = (ppd->dd->cspec->ibcctrl & | |
2762 | SYM_MASK(IBCCtrl, LinkDownDefaultState)) ? | |
2763 | IB_LINKINITCMD_SLEEP : IB_LINKINITCMD_POLL; | |
2764 | break; | |
2765 | ||
2766 | case QIB_IB_CFG_HRTBT: /* Get Heartbeat off/enable/auto */ | |
2767 | ret = 0; /* no heartbeat on this chip */ | |
2768 | break; | |
2769 | ||
2770 | case QIB_IB_CFG_PMA_TICKS: | |
2771 | ret = 250; /* 1 usec. */ | |
2772 | break; | |
2773 | ||
2774 | default: | |
2775 | ret = -EINVAL; | |
2776 | break; | |
2777 | } | |
2778 | return ret; | |
2779 | } | |
2780 | ||
2781 | /* | |
2782 | * We assume range checking is already done, if needed. | |
2783 | */ | |
2784 | static int qib_6120_set_ib_cfg(struct qib_pportdata *ppd, int which, u32 val) | |
2785 | { | |
2786 | struct qib_devdata *dd = ppd->dd; | |
2787 | int ret = 0; | |
2788 | u64 val64; | |
2789 | u16 lcmd, licmd; | |
2790 | ||
2791 | switch (which) { | |
2792 | case QIB_IB_CFG_LWID_ENB: | |
2793 | ppd->link_width_enabled = val; | |
2794 | break; | |
2795 | ||
2796 | case QIB_IB_CFG_SPD_ENB: | |
2797 | ppd->link_speed_enabled = val; | |
2798 | break; | |
2799 | ||
2800 | case QIB_IB_CFG_OVERRUN_THRESH: /* IB overrun threshold */ | |
2801 | val64 = SYM_FIELD(dd->cspec->ibcctrl, IBCCtrl, | |
2802 | OverrunThreshold); | |
2803 | if (val64 != val) { | |
2804 | dd->cspec->ibcctrl &= | |
2805 | ~SYM_MASK(IBCCtrl, OverrunThreshold); | |
2806 | dd->cspec->ibcctrl |= (u64) val << | |
2807 | SYM_LSB(IBCCtrl, OverrunThreshold); | |
2808 | qib_write_kreg(dd, kr_ibcctrl, dd->cspec->ibcctrl); | |
2809 | qib_write_kreg(dd, kr_scratch, 0); | |
2810 | } | |
2811 | break; | |
2812 | ||
2813 | case QIB_IB_CFG_PHYERR_THRESH: /* IB PHY error threshold */ | |
2814 | val64 = SYM_FIELD(dd->cspec->ibcctrl, IBCCtrl, | |
2815 | PhyerrThreshold); | |
2816 | if (val64 != val) { | |
2817 | dd->cspec->ibcctrl &= | |
2818 | ~SYM_MASK(IBCCtrl, PhyerrThreshold); | |
2819 | dd->cspec->ibcctrl |= (u64) val << | |
2820 | SYM_LSB(IBCCtrl, PhyerrThreshold); | |
2821 | qib_write_kreg(dd, kr_ibcctrl, dd->cspec->ibcctrl); | |
2822 | qib_write_kreg(dd, kr_scratch, 0); | |
2823 | } | |
2824 | break; | |
2825 | ||
2826 | case QIB_IB_CFG_PKEYS: /* update pkeys */ | |
2827 | val64 = (u64) ppd->pkeys[0] | ((u64) ppd->pkeys[1] << 16) | | |
2828 | ((u64) ppd->pkeys[2] << 32) | | |
2829 | ((u64) ppd->pkeys[3] << 48); | |
2830 | qib_write_kreg(dd, kr_partitionkey, val64); | |
2831 | break; | |
2832 | ||
2833 | case QIB_IB_CFG_LINKDEFAULT: /* IB link default (sleep/poll) */ | |
2834 | /* will only take effect when the link state changes */ | |
2835 | if (val == IB_LINKINITCMD_POLL) | |
2836 | dd->cspec->ibcctrl &= | |
2837 | ~SYM_MASK(IBCCtrl, LinkDownDefaultState); | |
2838 | else /* SLEEP */ | |
2839 | dd->cspec->ibcctrl |= | |
2840 | SYM_MASK(IBCCtrl, LinkDownDefaultState); | |
2841 | qib_write_kreg(dd, kr_ibcctrl, dd->cspec->ibcctrl); | |
2842 | qib_write_kreg(dd, kr_scratch, 0); | |
2843 | break; | |
2844 | ||
2845 | case QIB_IB_CFG_MTU: /* update the MTU in IBC */ | |
2846 | /* | |
2847 | * Update our housekeeping variables, and set IBC max | |
2848 | * size, same as init code; max IBC is max we allow in | |
2849 | * buffer, less the qword pbc, plus 1 for ICRC, in dwords | |
2850 | * Set even if it's unchanged, print debug message only | |
2851 | * on changes. | |
2852 | */ | |
2853 | val = (ppd->ibmaxlen >> 2) + 1; | |
2854 | dd->cspec->ibcctrl &= ~SYM_MASK(IBCCtrl, MaxPktLen); | |
2855 | dd->cspec->ibcctrl |= (u64)val << | |
2856 | SYM_LSB(IBCCtrl, MaxPktLen); | |
2857 | qib_write_kreg(dd, kr_ibcctrl, dd->cspec->ibcctrl); | |
2858 | qib_write_kreg(dd, kr_scratch, 0); | |
2859 | break; | |
2860 | ||
2861 | case QIB_IB_CFG_LSTATE: /* set the IB link state */ | |
2862 | switch (val & 0xffff0000) { | |
2863 | case IB_LINKCMD_DOWN: | |
2864 | lcmd = QLOGIC_IB_IBCC_LINKCMD_DOWN; | |
2865 | if (!dd->cspec->ibdeltainprog) { | |
2866 | dd->cspec->ibdeltainprog = 1; | |
2867 | dd->cspec->ibsymsnap = | |
2868 | read_6120_creg32(dd, cr_ibsymbolerr); | |
2869 | dd->cspec->iblnkerrsnap = | |
2870 | read_6120_creg32(dd, cr_iblinkerrrecov); | |
2871 | } | |
2872 | break; | |
2873 | ||
2874 | case IB_LINKCMD_ARMED: | |
2875 | lcmd = QLOGIC_IB_IBCC_LINKCMD_ARMED; | |
2876 | break; | |
2877 | ||
2878 | case IB_LINKCMD_ACTIVE: | |
2879 | lcmd = QLOGIC_IB_IBCC_LINKCMD_ACTIVE; | |
2880 | break; | |
2881 | ||
2882 | default: | |
2883 | ret = -EINVAL; | |
2884 | qib_dev_err(dd, "bad linkcmd req 0x%x\n", val >> 16); | |
2885 | goto bail; | |
2886 | } | |
2887 | switch (val & 0xffff) { | |
2888 | case IB_LINKINITCMD_NOP: | |
2889 | licmd = 0; | |
2890 | break; | |
2891 | ||
2892 | case IB_LINKINITCMD_POLL: | |
2893 | licmd = QLOGIC_IB_IBCC_LINKINITCMD_POLL; | |
2894 | break; | |
2895 | ||
2896 | case IB_LINKINITCMD_SLEEP: | |
2897 | licmd = QLOGIC_IB_IBCC_LINKINITCMD_SLEEP; | |
2898 | break; | |
2899 | ||
2900 | case IB_LINKINITCMD_DISABLE: | |
2901 | licmd = QLOGIC_IB_IBCC_LINKINITCMD_DISABLE; | |
2902 | break; | |
2903 | ||
2904 | default: | |
2905 | ret = -EINVAL; | |
2906 | qib_dev_err(dd, "bad linkinitcmd req 0x%x\n", | |
2907 | val & 0xffff); | |
2908 | goto bail; | |
2909 | } | |
2910 | qib_set_ib_6120_lstate(ppd, lcmd, licmd); | |
2911 | goto bail; | |
2912 | ||
2913 | case QIB_IB_CFG_HRTBT: | |
2914 | ret = -EINVAL; | |
2915 | break; | |
2916 | ||
2917 | default: | |
2918 | ret = -EINVAL; | |
2919 | } | |
2920 | bail: | |
2921 | return ret; | |
2922 | } | |
2923 | ||
2924 | static int qib_6120_set_loopback(struct qib_pportdata *ppd, const char *what) | |
2925 | { | |
2926 | int ret = 0; | |
da12c1f6 | 2927 | |
f931551b RC |
2928 | if (!strncmp(what, "ibc", 3)) { |
2929 | ppd->dd->cspec->ibcctrl |= SYM_MASK(IBCCtrl, Loopback); | |
2930 | qib_devinfo(ppd->dd->pcidev, "Enabling IB%u:%u IBC loopback\n", | |
2931 | ppd->dd->unit, ppd->port); | |
2932 | } else if (!strncmp(what, "off", 3)) { | |
2933 | ppd->dd->cspec->ibcctrl &= ~SYM_MASK(IBCCtrl, Loopback); | |
7fac3301 MM |
2934 | qib_devinfo(ppd->dd->pcidev, |
2935 | "Disabling IB%u:%u IBC loopback (normal)\n", | |
2936 | ppd->dd->unit, ppd->port); | |
f931551b RC |
2937 | } else |
2938 | ret = -EINVAL; | |
2939 | if (!ret) { | |
2940 | qib_write_kreg(ppd->dd, kr_ibcctrl, ppd->dd->cspec->ibcctrl); | |
2941 | qib_write_kreg(ppd->dd, kr_scratch, 0); | |
2942 | } | |
2943 | return ret; | |
2944 | } | |
2945 | ||
2946 | static void pma_6120_timer(unsigned long data) | |
2947 | { | |
2948 | struct qib_pportdata *ppd = (struct qib_pportdata *)data; | |
2949 | struct qib_chip_specific *cs = ppd->dd->cspec; | |
2950 | struct qib_ibport *ibp = &ppd->ibport_data; | |
2951 | unsigned long flags; | |
2952 | ||
f24a6d48 | 2953 | spin_lock_irqsave(&ibp->rvp.lock, flags); |
f931551b RC |
2954 | if (cs->pma_sample_status == IB_PMA_SAMPLE_STATUS_STARTED) { |
2955 | cs->pma_sample_status = IB_PMA_SAMPLE_STATUS_RUNNING; | |
2956 | qib_snapshot_counters(ppd, &cs->sword, &cs->rword, | |
2957 | &cs->spkts, &cs->rpkts, &cs->xmit_wait); | |
2958 | mod_timer(&cs->pma_timer, | |
f24a6d48 | 2959 | jiffies + usecs_to_jiffies(ibp->rvp.pma_sample_interval)); |
f931551b RC |
2960 | } else if (cs->pma_sample_status == IB_PMA_SAMPLE_STATUS_RUNNING) { |
2961 | u64 ta, tb, tc, td, te; | |
2962 | ||
2963 | cs->pma_sample_status = IB_PMA_SAMPLE_STATUS_DONE; | |
2964 | qib_snapshot_counters(ppd, &ta, &tb, &tc, &td, &te); | |
2965 | ||
2966 | cs->sword = ta - cs->sword; | |
2967 | cs->rword = tb - cs->rword; | |
2968 | cs->spkts = tc - cs->spkts; | |
2969 | cs->rpkts = td - cs->rpkts; | |
2970 | cs->xmit_wait = te - cs->xmit_wait; | |
2971 | } | |
f24a6d48 | 2972 | spin_unlock_irqrestore(&ibp->rvp.lock, flags); |
f931551b RC |
2973 | } |
2974 | ||
2975 | /* | |
f24a6d48 | 2976 | * Note that the caller has the ibp->rvp.lock held. |
f931551b RC |
2977 | */ |
2978 | static void qib_set_cntr_6120_sample(struct qib_pportdata *ppd, u32 intv, | |
2979 | u32 start) | |
2980 | { | |
2981 | struct qib_chip_specific *cs = ppd->dd->cspec; | |
2982 | ||
2983 | if (start && intv) { | |
2984 | cs->pma_sample_status = IB_PMA_SAMPLE_STATUS_STARTED; | |
2985 | mod_timer(&cs->pma_timer, jiffies + usecs_to_jiffies(start)); | |
2986 | } else if (intv) { | |
2987 | cs->pma_sample_status = IB_PMA_SAMPLE_STATUS_RUNNING; | |
2988 | qib_snapshot_counters(ppd, &cs->sword, &cs->rword, | |
2989 | &cs->spkts, &cs->rpkts, &cs->xmit_wait); | |
2990 | mod_timer(&cs->pma_timer, jiffies + usecs_to_jiffies(intv)); | |
2991 | } else { | |
2992 | cs->pma_sample_status = IB_PMA_SAMPLE_STATUS_DONE; | |
2993 | cs->sword = 0; | |
2994 | cs->rword = 0; | |
2995 | cs->spkts = 0; | |
2996 | cs->rpkts = 0; | |
2997 | cs->xmit_wait = 0; | |
2998 | } | |
2999 | } | |
3000 | ||
3001 | static u32 qib_6120_iblink_state(u64 ibcs) | |
3002 | { | |
3003 | u32 state = (u32)SYM_FIELD(ibcs, IBCStatus, LinkState); | |
3004 | ||
3005 | switch (state) { | |
3006 | case IB_6120_L_STATE_INIT: | |
3007 | state = IB_PORT_INIT; | |
3008 | break; | |
3009 | case IB_6120_L_STATE_ARM: | |
3010 | state = IB_PORT_ARMED; | |
3011 | break; | |
3012 | case IB_6120_L_STATE_ACTIVE: | |
3013 | /* fall through */ | |
3014 | case IB_6120_L_STATE_ACT_DEFER: | |
3015 | state = IB_PORT_ACTIVE; | |
3016 | break; | |
3017 | default: /* fall through */ | |
3018 | case IB_6120_L_STATE_DOWN: | |
3019 | state = IB_PORT_DOWN; | |
3020 | break; | |
3021 | } | |
3022 | return state; | |
3023 | } | |
3024 | ||
3025 | /* returns the IBTA port state, rather than the IBC link training state */ | |
3026 | static u8 qib_6120_phys_portstate(u64 ibcs) | |
3027 | { | |
3028 | u8 state = (u8)SYM_FIELD(ibcs, IBCStatus, LinkTrainingState); | |
3029 | return qib_6120_physportstate[state]; | |
3030 | } | |
3031 | ||
3032 | static int qib_6120_ib_updown(struct qib_pportdata *ppd, int ibup, u64 ibcs) | |
3033 | { | |
3034 | unsigned long flags; | |
3035 | ||
3036 | spin_lock_irqsave(&ppd->lflags_lock, flags); | |
3037 | ppd->lflags &= ~QIBL_IB_FORCE_NOTIFY; | |
3038 | spin_unlock_irqrestore(&ppd->lflags_lock, flags); | |
3039 | ||
3040 | if (ibup) { | |
3041 | if (ppd->dd->cspec->ibdeltainprog) { | |
3042 | ppd->dd->cspec->ibdeltainprog = 0; | |
3043 | ppd->dd->cspec->ibsymdelta += | |
3044 | read_6120_creg32(ppd->dd, cr_ibsymbolerr) - | |
3045 | ppd->dd->cspec->ibsymsnap; | |
3046 | ppd->dd->cspec->iblnkerrdelta += | |
3047 | read_6120_creg32(ppd->dd, cr_iblinkerrrecov) - | |
3048 | ppd->dd->cspec->iblnkerrsnap; | |
3049 | } | |
3050 | qib_hol_init(ppd); | |
3051 | } else { | |
3052 | ppd->dd->cspec->lli_counter = 0; | |
3053 | if (!ppd->dd->cspec->ibdeltainprog) { | |
3054 | ppd->dd->cspec->ibdeltainprog = 1; | |
3055 | ppd->dd->cspec->ibsymsnap = | |
3056 | read_6120_creg32(ppd->dd, cr_ibsymbolerr); | |
3057 | ppd->dd->cspec->iblnkerrsnap = | |
3058 | read_6120_creg32(ppd->dd, cr_iblinkerrrecov); | |
3059 | } | |
3060 | qib_hol_down(ppd); | |
3061 | } | |
3062 | ||
3063 | qib_6120_setup_setextled(ppd, ibup); | |
3064 | ||
3065 | return 0; | |
3066 | } | |
3067 | ||
3068 | /* Does read/modify/write to appropriate registers to | |
3069 | * set output and direction bits selected by mask. | |
3070 | * these are in their canonical postions (e.g. lsb of | |
3071 | * dir will end up in D48 of extctrl on existing chips). | |
3072 | * returns contents of GP Inputs. | |
3073 | */ | |
3074 | static int gpio_6120_mod(struct qib_devdata *dd, u32 out, u32 dir, u32 mask) | |
3075 | { | |
3076 | u64 read_val, new_out; | |
3077 | unsigned long flags; | |
3078 | ||
3079 | if (mask) { | |
3080 | /* some bits being written, lock access to GPIO */ | |
3081 | dir &= mask; | |
3082 | out &= mask; | |
3083 | spin_lock_irqsave(&dd->cspec->gpio_lock, flags); | |
3084 | dd->cspec->extctrl &= ~((u64)mask << SYM_LSB(EXTCtrl, GPIOOe)); | |
3085 | dd->cspec->extctrl |= ((u64) dir << SYM_LSB(EXTCtrl, GPIOOe)); | |
3086 | new_out = (dd->cspec->gpio_out & ~mask) | out; | |
3087 | ||
3088 | qib_write_kreg(dd, kr_extctrl, dd->cspec->extctrl); | |
3089 | qib_write_kreg(dd, kr_gpio_out, new_out); | |
3090 | dd->cspec->gpio_out = new_out; | |
3091 | spin_unlock_irqrestore(&dd->cspec->gpio_lock, flags); | |
3092 | } | |
3093 | /* | |
3094 | * It is unlikely that a read at this time would get valid | |
3095 | * data on a pin whose direction line was set in the same | |
3096 | * call to this function. We include the read here because | |
3097 | * that allows us to potentially combine a change on one pin with | |
3098 | * a read on another, and because the old code did something like | |
3099 | * this. | |
3100 | */ | |
3101 | read_val = qib_read_kreg64(dd, kr_extstatus); | |
3102 | return SYM_FIELD(read_val, EXTStatus, GPIOIn); | |
3103 | } | |
3104 | ||
3105 | /* | |
3106 | * Read fundamental info we need to use the chip. These are | |
3107 | * the registers that describe chip capabilities, and are | |
3108 | * saved in shadow registers. | |
3109 | */ | |
3110 | static void get_6120_chip_params(struct qib_devdata *dd) | |
3111 | { | |
3112 | u64 val; | |
3113 | u32 piobufs; | |
3114 | int mtu; | |
3115 | ||
3116 | dd->uregbase = qib_read_kreg32(dd, kr_userregbase); | |
3117 | ||
3118 | dd->rcvtidcnt = qib_read_kreg32(dd, kr_rcvtidcnt); | |
3119 | dd->rcvtidbase = qib_read_kreg32(dd, kr_rcvtidbase); | |
3120 | dd->rcvegrbase = qib_read_kreg32(dd, kr_rcvegrbase); | |
3121 | dd->palign = qib_read_kreg32(dd, kr_palign); | |
3122 | dd->piobufbase = qib_read_kreg64(dd, kr_sendpiobufbase); | |
3123 | dd->pio2k_bufbase = dd->piobufbase & 0xffffffff; | |
3124 | ||
3125 | dd->rcvhdrcnt = qib_read_kreg32(dd, kr_rcvegrcnt); | |
3126 | ||
3127 | val = qib_read_kreg64(dd, kr_sendpiosize); | |
3128 | dd->piosize2k = val & ~0U; | |
3129 | dd->piosize4k = val >> 32; | |
3130 | ||
3131 | mtu = ib_mtu_enum_to_int(qib_ibmtu); | |
3132 | if (mtu == -1) | |
3133 | mtu = QIB_DEFAULT_MTU; | |
3134 | dd->pport->ibmtu = (u32)mtu; | |
3135 | ||
3136 | val = qib_read_kreg64(dd, kr_sendpiobufcnt); | |
3137 | dd->piobcnt2k = val & ~0U; | |
3138 | dd->piobcnt4k = val >> 32; | |
bb77a077 | 3139 | dd->last_pio = dd->piobcnt4k + dd->piobcnt2k - 1; |
f931551b RC |
3140 | /* these may be adjusted in init_chip_wc_pat() */ |
3141 | dd->pio2kbase = (u32 __iomem *) | |
3142 | (((char __iomem *)dd->kregbase) + dd->pio2k_bufbase); | |
3143 | if (dd->piobcnt4k) { | |
3144 | dd->pio4kbase = (u32 __iomem *) | |
3145 | (((char __iomem *) dd->kregbase) + | |
3146 | (dd->piobufbase >> 32)); | |
3147 | /* | |
3148 | * 4K buffers take 2 pages; we use roundup just to be | |
3149 | * paranoid; we calculate it once here, rather than on | |
3150 | * ever buf allocate | |
3151 | */ | |
3152 | dd->align4k = ALIGN(dd->piosize4k, dd->palign); | |
3153 | } | |
3154 | ||
3155 | piobufs = dd->piobcnt4k + dd->piobcnt2k; | |
3156 | ||
3157 | dd->pioavregs = ALIGN(piobufs, sizeof(u64) * BITS_PER_BYTE / 2) / | |
3158 | (sizeof(u64) * BITS_PER_BYTE / 2); | |
3159 | } | |
3160 | ||
3161 | /* | |
3162 | * The chip base addresses in cspec and cpspec have to be set | |
3163 | * after possible init_chip_wc_pat(), rather than in | |
3164 | * get_6120_chip_params(), so split out as separate function | |
3165 | */ | |
3166 | static void set_6120_baseaddrs(struct qib_devdata *dd) | |
3167 | { | |
3168 | u32 cregbase; | |
da12c1f6 | 3169 | |
f931551b RC |
3170 | cregbase = qib_read_kreg32(dd, kr_counterregbase); |
3171 | dd->cspec->cregbase = (u64 __iomem *) | |
3172 | ((char __iomem *) dd->kregbase + cregbase); | |
3173 | ||
3174 | dd->egrtidbase = (u64 __iomem *) | |
3175 | ((char __iomem *) dd->kregbase + dd->rcvegrbase); | |
3176 | } | |
3177 | ||
3178 | /* | |
3179 | * Write the final few registers that depend on some of the | |
3180 | * init setup. Done late in init, just before bringing up | |
3181 | * the serdes. | |
3182 | */ | |
3183 | static int qib_late_6120_initreg(struct qib_devdata *dd) | |
3184 | { | |
3185 | int ret = 0; | |
3186 | u64 val; | |
3187 | ||
3188 | qib_write_kreg(dd, kr_rcvhdrentsize, dd->rcvhdrentsize); | |
3189 | qib_write_kreg(dd, kr_rcvhdrsize, dd->rcvhdrsize); | |
3190 | qib_write_kreg(dd, kr_rcvhdrcnt, dd->rcvhdrcnt); | |
3191 | qib_write_kreg(dd, kr_sendpioavailaddr, dd->pioavailregs_phys); | |
3192 | val = qib_read_kreg64(dd, kr_sendpioavailaddr); | |
3193 | if (val != dd->pioavailregs_phys) { | |
7fac3301 MM |
3194 | qib_dev_err(dd, |
3195 | "Catastrophic software error, SendPIOAvailAddr written as %lx, read back as %llx\n", | |
3196 | (unsigned long) dd->pioavailregs_phys, | |
3197 | (unsigned long long) val); | |
f931551b RC |
3198 | ret = -EINVAL; |
3199 | } | |
3200 | return ret; | |
3201 | } | |
3202 | ||
3203 | static int init_6120_variables(struct qib_devdata *dd) | |
3204 | { | |
3205 | int ret = 0; | |
3206 | struct qib_pportdata *ppd; | |
3207 | u32 sbufs; | |
3208 | ||
3209 | ppd = (struct qib_pportdata *)(dd + 1); | |
3210 | dd->pport = ppd; | |
3211 | dd->num_pports = 1; | |
3212 | ||
3213 | dd->cspec = (struct qib_chip_specific *)(ppd + dd->num_pports); | |
3214 | ppd->cpspec = NULL; /* not used in this chip */ | |
3215 | ||
3216 | spin_lock_init(&dd->cspec->kernel_tid_lock); | |
3217 | spin_lock_init(&dd->cspec->user_tid_lock); | |
3218 | spin_lock_init(&dd->cspec->rcvmod_lock); | |
3219 | spin_lock_init(&dd->cspec->gpio_lock); | |
3220 | ||
3221 | /* we haven't yet set QIB_PRESENT, so use read directly */ | |
3222 | dd->revision = readq(&dd->kregbase[kr_revision]); | |
3223 | ||
3224 | if ((dd->revision & 0xffffffffU) == 0xffffffffU) { | |
7fac3301 MM |
3225 | qib_dev_err(dd, |
3226 | "Revision register read failure, giving up initialization\n"); | |
f931551b RC |
3227 | ret = -ENODEV; |
3228 | goto bail; | |
3229 | } | |
3230 | dd->flags |= QIB_PRESENT; /* now register routines work */ | |
3231 | ||
3232 | dd->majrev = (u8) SYM_FIELD(dd->revision, Revision_R, | |
3233 | ChipRevMajor); | |
3234 | dd->minrev = (u8) SYM_FIELD(dd->revision, Revision_R, | |
3235 | ChipRevMinor); | |
3236 | ||
3237 | get_6120_chip_params(dd); | |
3238 | pe_boardname(dd); /* fill in boardname */ | |
3239 | ||
3240 | /* | |
3241 | * GPIO bits for TWSI data and clock, | |
3242 | * used for serial EEPROM. | |
3243 | */ | |
3244 | dd->gpio_sda_num = _QIB_GPIO_SDA_NUM; | |
3245 | dd->gpio_scl_num = _QIB_GPIO_SCL_NUM; | |
3246 | dd->twsi_eeprom_dev = QIB_TWSI_NO_DEV; | |
3247 | ||
3248 | if (qib_unordered_wc()) | |
3249 | dd->flags |= QIB_PIO_FLUSH_WC; | |
3250 | ||
3251 | /* | |
3252 | * EEPROM error log 0 is TXE Parity errors. 1 is RXE Parity. | |
3253 | * 2 is Some Misc, 3 is reserved for future. | |
3254 | */ | |
3255 | dd->eep_st_masks[0].hwerrs_to_log = HWE_MASK(TXEMemParityErr); | |
3256 | ||
3257 | /* Ignore errors in PIO/PBC on systems with unordered write-combining */ | |
3258 | if (qib_unordered_wc()) | |
3259 | dd->eep_st_masks[0].hwerrs_to_log &= ~TXE_PIO_PARITY; | |
3260 | ||
3261 | dd->eep_st_masks[1].hwerrs_to_log = HWE_MASK(RXEMemParityErr); | |
3262 | ||
3263 | dd->eep_st_masks[2].errs_to_log = ERR_MASK(ResetNegated); | |
3264 | ||
7d7632ad MM |
3265 | ret = qib_init_pportdata(ppd, dd, 0, 1); |
3266 | if (ret) | |
3267 | goto bail; | |
f931551b RC |
3268 | ppd->link_width_supported = IB_WIDTH_1X | IB_WIDTH_4X; |
3269 | ppd->link_speed_supported = QIB_IB_SDR; | |
3270 | ppd->link_width_enabled = IB_WIDTH_4X; | |
3271 | ppd->link_speed_enabled = ppd->link_speed_supported; | |
3272 | /* these can't change for this chip, so set once */ | |
3273 | ppd->link_width_active = ppd->link_width_enabled; | |
3274 | ppd->link_speed_active = ppd->link_speed_enabled; | |
3275 | ppd->vls_supported = IB_VL_VL0; | |
3276 | ppd->vls_operational = ppd->vls_supported; | |
3277 | ||
3278 | dd->rcvhdrentsize = QIB_RCVHDR_ENTSIZE; | |
3279 | dd->rcvhdrsize = QIB_DFLT_RCVHDRSIZE; | |
3280 | dd->rhf_offset = 0; | |
3281 | ||
3282 | /* we always allocate at least 2048 bytes for eager buffers */ | |
3283 | ret = ib_mtu_enum_to_int(qib_ibmtu); | |
3284 | dd->rcvegrbufsize = ret != -1 ? max(ret, 2048) : QIB_DEFAULT_MTU; | |
9e1c0e43 MM |
3285 | BUG_ON(!is_power_of_2(dd->rcvegrbufsize)); |
3286 | dd->rcvegrbufsize_shift = ilog2(dd->rcvegrbufsize); | |
f931551b RC |
3287 | |
3288 | qib_6120_tidtemplate(dd); | |
3289 | ||
3290 | /* | |
3291 | * We can request a receive interrupt for 1 or | |
3292 | * more packets from current offset. For now, we set this | |
3293 | * up for a single packet. | |
3294 | */ | |
3295 | dd->rhdrhead_intr_off = 1ULL << 32; | |
3296 | ||
3297 | /* setup the stats timer; the add_timer is done at end of init */ | |
3298 | init_timer(&dd->stats_timer); | |
3299 | dd->stats_timer.function = qib_get_6120_faststats; | |
3300 | dd->stats_timer.data = (unsigned long) dd; | |
3301 | ||
3302 | init_timer(&dd->cspec->pma_timer); | |
3303 | dd->cspec->pma_timer.function = pma_6120_timer; | |
3304 | dd->cspec->pma_timer.data = (unsigned long) ppd; | |
3305 | ||
3306 | dd->ureg_align = qib_read_kreg32(dd, kr_palign); | |
3307 | ||
3308 | dd->piosize2kmax_dwords = dd->piosize2k >> 2; | |
3309 | qib_6120_config_ctxts(dd); | |
3310 | qib_set_ctxtcnt(dd); | |
3311 | ||
d4988623 LR |
3312 | ret = init_chip_wc_pat(dd, 0); |
3313 | if (ret) | |
3314 | goto bail; | |
f931551b RC |
3315 | set_6120_baseaddrs(dd); /* set chip access pointers now */ |
3316 | ||
3317 | ret = 0; | |
3318 | if (qib_mini_init) | |
3319 | goto bail; | |
3320 | ||
3321 | qib_num_cfg_vls = 1; /* if any 6120's, only one VL */ | |
3322 | ||
3323 | ret = qib_create_ctxts(dd); | |
3324 | init_6120_cntrnames(dd); | |
3325 | ||
3326 | /* use all of 4KB buffers for the kernel, otherwise 16 */ | |
3327 | sbufs = dd->piobcnt4k ? dd->piobcnt4k : 16; | |
3328 | ||
3329 | dd->lastctxt_piobuf = dd->piobcnt2k + dd->piobcnt4k - sbufs; | |
3330 | dd->pbufsctxt = dd->lastctxt_piobuf / | |
3331 | (dd->cfgctxts - dd->first_user_ctxt); | |
3332 | ||
3333 | if (ret) | |
3334 | goto bail; | |
3335 | bail: | |
3336 | return ret; | |
3337 | } | |
3338 | ||
3339 | /* | |
3340 | * For this chip, we want to use the same buffer every time | |
3341 | * when we are trying to bring the link up (they are always VL15 | |
3342 | * packets). At that link state the packet should always go out immediately | |
3343 | * (or at least be discarded at the tx interface if the link is down). | |
3344 | * If it doesn't, and the buffer isn't available, that means some other | |
3345 | * sender has gotten ahead of us, and is preventing our packet from going | |
3346 | * out. In that case, we flush all packets, and try again. If that still | |
3347 | * fails, we fail the request, and hope things work the next time around. | |
3348 | * | |
3349 | * We don't need very complicated heuristics on whether the packet had | |
3350 | * time to go out or not, since even at SDR 1X, it goes out in very short | |
3351 | * time periods, covered by the chip reads done here and as part of the | |
3352 | * flush. | |
3353 | */ | |
3354 | static u32 __iomem *get_6120_link_buf(struct qib_pportdata *ppd, u32 *bnum) | |
3355 | { | |
3356 | u32 __iomem *buf; | |
3357 | u32 lbuf = ppd->dd->piobcnt2k + ppd->dd->piobcnt4k - 1; | |
3358 | ||
3359 | /* | |
3360 | * always blip to get avail list updated, since it's almost | |
3361 | * always needed, and is fairly cheap. | |
3362 | */ | |
3363 | sendctrl_6120_mod(ppd->dd->pport, QIB_SENDCTRL_AVAIL_BLIP); | |
3364 | qib_read_kreg64(ppd->dd, kr_scratch); /* extra chip flush */ | |
3365 | buf = qib_getsendbuf_range(ppd->dd, bnum, lbuf, lbuf); | |
3366 | if (buf) | |
3367 | goto done; | |
3368 | ||
3369 | sendctrl_6120_mod(ppd, QIB_SENDCTRL_DISARM_ALL | QIB_SENDCTRL_FLUSH | | |
3370 | QIB_SENDCTRL_AVAIL_BLIP); | |
3371 | ppd->dd->upd_pio_shadow = 1; /* update our idea of what's busy */ | |
3372 | qib_read_kreg64(ppd->dd, kr_scratch); /* extra chip flush */ | |
3373 | buf = qib_getsendbuf_range(ppd->dd, bnum, lbuf, lbuf); | |
3374 | done: | |
3375 | return buf; | |
3376 | } | |
3377 | ||
3378 | static u32 __iomem *qib_6120_getsendbuf(struct qib_pportdata *ppd, u64 pbc, | |
3379 | u32 *pbufnum) | |
3380 | { | |
3381 | u32 first, last, plen = pbc & QIB_PBC_LENGTH_MASK; | |
3382 | struct qib_devdata *dd = ppd->dd; | |
3383 | u32 __iomem *buf; | |
3384 | ||
3385 | if (((pbc >> 32) & PBC_6120_VL15_SEND_CTRL) && | |
3386 | !(ppd->lflags & (QIBL_IB_AUTONEG_INPROG | QIBL_LINKACTIVE))) | |
3387 | buf = get_6120_link_buf(ppd, pbufnum); | |
3388 | else { | |
3389 | ||
3390 | if ((plen + 1) > dd->piosize2kmax_dwords) | |
3391 | first = dd->piobcnt2k; | |
3392 | else | |
3393 | first = 0; | |
3394 | /* try 4k if all 2k busy, so same last for both sizes */ | |
3395 | last = dd->piobcnt2k + dd->piobcnt4k - 1; | |
3396 | buf = qib_getsendbuf_range(dd, pbufnum, first, last); | |
3397 | } | |
3398 | return buf; | |
3399 | } | |
3400 | ||
3401 | static int init_sdma_6120_regs(struct qib_pportdata *ppd) | |
3402 | { | |
3403 | return -ENODEV; | |
3404 | } | |
3405 | ||
3406 | static u16 qib_sdma_6120_gethead(struct qib_pportdata *ppd) | |
3407 | { | |
3408 | return 0; | |
3409 | } | |
3410 | ||
3411 | static int qib_sdma_6120_busy(struct qib_pportdata *ppd) | |
3412 | { | |
3413 | return 0; | |
3414 | } | |
3415 | ||
3416 | static void qib_sdma_update_6120_tail(struct qib_pportdata *ppd, u16 tail) | |
3417 | { | |
3418 | } | |
3419 | ||
3420 | static void qib_6120_sdma_sendctrl(struct qib_pportdata *ppd, unsigned op) | |
3421 | { | |
3422 | } | |
3423 | ||
3424 | static void qib_sdma_set_6120_desc_cnt(struct qib_pportdata *ppd, unsigned cnt) | |
3425 | { | |
3426 | } | |
3427 | ||
3428 | /* | |
3429 | * the pbc doesn't need a VL15 indicator, but we need it for link_buf. | |
3430 | * The chip ignores the bit if set. | |
3431 | */ | |
3432 | static u32 qib_6120_setpbc_control(struct qib_pportdata *ppd, u32 plen, | |
3433 | u8 srate, u8 vl) | |
3434 | { | |
3435 | return vl == 15 ? PBC_6120_VL15_SEND_CTRL : 0; | |
3436 | } | |
3437 | ||
3438 | static void qib_6120_initvl15_bufs(struct qib_devdata *dd) | |
3439 | { | |
3440 | } | |
3441 | ||
3442 | static void qib_6120_init_ctxt(struct qib_ctxtdata *rcd) | |
3443 | { | |
3444 | rcd->rcvegrcnt = rcd->dd->rcvhdrcnt; | |
3445 | rcd->rcvegr_tid_base = rcd->ctxt * rcd->rcvegrcnt; | |
3446 | } | |
3447 | ||
3448 | static void qib_6120_txchk_change(struct qib_devdata *dd, u32 start, | |
3449 | u32 len, u32 avail, struct qib_ctxtdata *rcd) | |
3450 | { | |
3451 | } | |
3452 | ||
3453 | static void writescratch(struct qib_devdata *dd, u32 val) | |
3454 | { | |
3455 | (void) qib_write_kreg(dd, kr_scratch, val); | |
3456 | } | |
3457 | ||
3458 | static int qib_6120_tempsense_rd(struct qib_devdata *dd, int regnum) | |
3459 | { | |
3460 | return -ENXIO; | |
3461 | } | |
3462 | ||
8469ba39 MM |
3463 | #ifdef CONFIG_INFINIBAND_QIB_DCA |
3464 | static int qib_6120_notify_dca(struct qib_devdata *dd, unsigned long event) | |
3465 | { | |
3466 | return 0; | |
3467 | } | |
3468 | #endif | |
3469 | ||
f931551b RC |
3470 | /* Dummy function, as 6120 boards never disable EEPROM Write */ |
3471 | static int qib_6120_eeprom_wen(struct qib_devdata *dd, int wen) | |
3472 | { | |
3473 | return 1; | |
3474 | } | |
3475 | ||
3476 | /** | |
3477 | * qib_init_iba6120_funcs - set up the chip-specific function pointers | |
3478 | * @pdev: pci_dev of the qlogic_ib device | |
3479 | * @ent: pci_device_id matching this chip | |
3480 | * | |
3481 | * This is global, and is called directly at init to set up the | |
3482 | * chip-specific function pointers for later use. | |
3483 | * | |
3484 | * It also allocates/partially-inits the qib_devdata struct for | |
3485 | * this device. | |
3486 | */ | |
3487 | struct qib_devdata *qib_init_iba6120_funcs(struct pci_dev *pdev, | |
3488 | const struct pci_device_id *ent) | |
3489 | { | |
3490 | struct qib_devdata *dd; | |
3491 | int ret; | |
3492 | ||
f931551b RC |
3493 | dd = qib_alloc_devdata(pdev, sizeof(struct qib_pportdata) + |
3494 | sizeof(struct qib_chip_specific)); | |
3495 | if (IS_ERR(dd)) | |
3496 | goto bail; | |
3497 | ||
3498 | dd->f_bringup_serdes = qib_6120_bringup_serdes; | |
3499 | dd->f_cleanup = qib_6120_setup_cleanup; | |
3500 | dd->f_clear_tids = qib_6120_clear_tids; | |
3501 | dd->f_free_irq = qib_6120_free_irq; | |
3502 | dd->f_get_base_info = qib_6120_get_base_info; | |
3503 | dd->f_get_msgheader = qib_6120_get_msgheader; | |
3504 | dd->f_getsendbuf = qib_6120_getsendbuf; | |
3505 | dd->f_gpio_mod = gpio_6120_mod; | |
3506 | dd->f_eeprom_wen = qib_6120_eeprom_wen; | |
3507 | dd->f_hdrqempty = qib_6120_hdrqempty; | |
3508 | dd->f_ib_updown = qib_6120_ib_updown; | |
3509 | dd->f_init_ctxt = qib_6120_init_ctxt; | |
3510 | dd->f_initvl15_bufs = qib_6120_initvl15_bufs; | |
3511 | dd->f_intr_fallback = qib_6120_nointr_fallback; | |
3512 | dd->f_late_initreg = qib_late_6120_initreg; | |
3513 | dd->f_setpbc_control = qib_6120_setpbc_control; | |
3514 | dd->f_portcntr = qib_portcntr_6120; | |
3515 | dd->f_put_tid = (dd->minrev >= 2) ? | |
3516 | qib_6120_put_tid_2 : | |
3517 | qib_6120_put_tid; | |
3518 | dd->f_quiet_serdes = qib_6120_quiet_serdes; | |
3519 | dd->f_rcvctrl = rcvctrl_6120_mod; | |
3520 | dd->f_read_cntrs = qib_read_6120cntrs; | |
3521 | dd->f_read_portcntrs = qib_read_6120portcntrs; | |
3522 | dd->f_reset = qib_6120_setup_reset; | |
3523 | dd->f_init_sdma_regs = init_sdma_6120_regs; | |
3524 | dd->f_sdma_busy = qib_sdma_6120_busy; | |
3525 | dd->f_sdma_gethead = qib_sdma_6120_gethead; | |
3526 | dd->f_sdma_sendctrl = qib_6120_sdma_sendctrl; | |
3527 | dd->f_sdma_set_desc_cnt = qib_sdma_set_6120_desc_cnt; | |
3528 | dd->f_sdma_update_tail = qib_sdma_update_6120_tail; | |
3529 | dd->f_sendctrl = sendctrl_6120_mod; | |
3530 | dd->f_set_armlaunch = qib_set_6120_armlaunch; | |
3531 | dd->f_set_cntr_sample = qib_set_cntr_6120_sample; | |
3532 | dd->f_iblink_state = qib_6120_iblink_state; | |
3533 | dd->f_ibphys_portstate = qib_6120_phys_portstate; | |
3534 | dd->f_get_ib_cfg = qib_6120_get_ib_cfg; | |
3535 | dd->f_set_ib_cfg = qib_6120_set_ib_cfg; | |
3536 | dd->f_set_ib_loopback = qib_6120_set_loopback; | |
3537 | dd->f_set_intr_state = qib_6120_set_intr_state; | |
3538 | dd->f_setextled = qib_6120_setup_setextled; | |
3539 | dd->f_txchk_change = qib_6120_txchk_change; | |
3540 | dd->f_update_usrhead = qib_update_6120_usrhead; | |
3541 | dd->f_wantpiobuf_intr = qib_wantpiobuf_6120_intr; | |
3542 | dd->f_xgxs_reset = qib_6120_xgxs_reset; | |
3543 | dd->f_writescratch = writescratch; | |
3544 | dd->f_tempsense_rd = qib_6120_tempsense_rd; | |
8469ba39 MM |
3545 | #ifdef CONFIG_INFINIBAND_QIB_DCA |
3546 | dd->f_notify_dca = qib_6120_notify_dca; | |
3547 | #endif | |
f931551b RC |
3548 | /* |
3549 | * Do remaining pcie setup and save pcie values in dd. | |
3550 | * Any error printing is already done by the init code. | |
3551 | * On return, we have the chip mapped and accessible, | |
3552 | * but chip registers are not set up until start of | |
3553 | * init_6120_variables. | |
3554 | */ | |
3555 | ret = qib_pcie_ddinit(dd, pdev, ent); | |
3556 | if (ret < 0) | |
3557 | goto bail_free; | |
3558 | ||
3559 | /* initialize chip-specific variables */ | |
3560 | ret = init_6120_variables(dd); | |
3561 | if (ret) | |
3562 | goto bail_cleanup; | |
3563 | ||
3564 | if (qib_mini_init) | |
3565 | goto bail; | |
3566 | ||
f931551b | 3567 | if (qib_pcie_params(dd, 8, NULL, NULL)) |
7fac3301 MM |
3568 | qib_dev_err(dd, |
3569 | "Failed to setup PCIe or interrupts; continuing anyway\n"); | |
f931551b RC |
3570 | dd->cspec->irq = pdev->irq; /* save IRQ */ |
3571 | ||
3572 | /* clear diagctrl register, in case diags were running and crashed */ | |
3573 | qib_write_kreg(dd, kr_hwdiagctrl, 0); | |
3574 | ||
3575 | if (qib_read_kreg64(dd, kr_hwerrstatus) & | |
3576 | QLOGIC_IB_HWE_SERDESPLLFAILED) | |
3577 | qib_write_kreg(dd, kr_hwerrclear, | |
3578 | QLOGIC_IB_HWE_SERDESPLLFAILED); | |
3579 | ||
3580 | /* setup interrupt handler (interrupt type handled above) */ | |
3581 | qib_setup_6120_interrupt(dd); | |
3582 | /* Note that qpn_mask is set by qib_6120_config_ctxts() first */ | |
3583 | qib_6120_init_hwerrors(dd); | |
3584 | ||
3585 | goto bail; | |
3586 | ||
3587 | bail_cleanup: | |
3588 | qib_pcie_ddcleanup(dd); | |
3589 | bail_free: | |
3590 | qib_free_devdata(dd); | |
3591 | dd = ERR_PTR(ret); | |
3592 | bail: | |
3593 | return dd; | |
3594 | } |