]>
Commit | Line | Data |
---|---|---|
f6e2e6b6 | 1 | /* |
5d0d7156 | 2 | * Copyright (C) 2007-2010 Advanced Micro Devices, Inc. |
f6e2e6b6 JR |
3 | * Author: Joerg Roedel <joerg.roedel@amd.com> |
4 | * Leo Duran <leo.duran@amd.com> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
18 | */ | |
19 | ||
20 | #include <linux/pci.h> | |
21 | #include <linux/acpi.h> | |
f6e2e6b6 | 22 | #include <linux/list.h> |
5a0e3ad6 | 23 | #include <linux/slab.h> |
f3c6ea1b | 24 | #include <linux/syscore_ops.h> |
a80dc3e0 JR |
25 | #include <linux/interrupt.h> |
26 | #include <linux/msi.h> | |
403f81d8 | 27 | #include <linux/amd-iommu.h> |
400a28a0 | 28 | #include <linux/export.h> |
02f3b3f5 JR |
29 | #include <linux/acpi.h> |
30 | #include <acpi/acpi.h> | |
f6e2e6b6 | 31 | #include <asm/pci-direct.h> |
46a7fa27 | 32 | #include <asm/iommu.h> |
1d9b16d1 | 33 | #include <asm/gart.h> |
ea1b0d39 | 34 | #include <asm/x86_init.h> |
22e6daf4 | 35 | #include <asm/iommu_table.h> |
eb1eb7ae | 36 | #include <asm/io_apic.h> |
403f81d8 JR |
37 | |
38 | #include "amd_iommu_proto.h" | |
39 | #include "amd_iommu_types.h" | |
05152a04 | 40 | #include "irq_remapping.h" |
403f81d8 | 41 | |
f6e2e6b6 JR |
42 | /* |
43 | * definitions for the ACPI scanning code | |
44 | */ | |
f6e2e6b6 | 45 | #define IVRS_HEADER_LENGTH 48 |
f6e2e6b6 JR |
46 | |
47 | #define ACPI_IVHD_TYPE 0x10 | |
48 | #define ACPI_IVMD_TYPE_ALL 0x20 | |
49 | #define ACPI_IVMD_TYPE 0x21 | |
50 | #define ACPI_IVMD_TYPE_RANGE 0x22 | |
51 | ||
52 | #define IVHD_DEV_ALL 0x01 | |
53 | #define IVHD_DEV_SELECT 0x02 | |
54 | #define IVHD_DEV_SELECT_RANGE_START 0x03 | |
55 | #define IVHD_DEV_RANGE_END 0x04 | |
56 | #define IVHD_DEV_ALIAS 0x42 | |
57 | #define IVHD_DEV_ALIAS_RANGE 0x43 | |
58 | #define IVHD_DEV_EXT_SELECT 0x46 | |
59 | #define IVHD_DEV_EXT_SELECT_RANGE 0x47 | |
6efed63b JR |
60 | #define IVHD_DEV_SPECIAL 0x48 |
61 | ||
62 | #define IVHD_SPECIAL_IOAPIC 1 | |
63 | #define IVHD_SPECIAL_HPET 2 | |
f6e2e6b6 | 64 | |
6da7342f JR |
65 | #define IVHD_FLAG_HT_TUN_EN_MASK 0x01 |
66 | #define IVHD_FLAG_PASSPW_EN_MASK 0x02 | |
67 | #define IVHD_FLAG_RESPASSPW_EN_MASK 0x04 | |
68 | #define IVHD_FLAG_ISOC_EN_MASK 0x08 | |
f6e2e6b6 JR |
69 | |
70 | #define IVMD_FLAG_EXCL_RANGE 0x08 | |
71 | #define IVMD_FLAG_UNITY_MAP 0x01 | |
72 | ||
73 | #define ACPI_DEVFLAG_INITPASS 0x01 | |
74 | #define ACPI_DEVFLAG_EXTINT 0x02 | |
75 | #define ACPI_DEVFLAG_NMI 0x04 | |
76 | #define ACPI_DEVFLAG_SYSMGT1 0x10 | |
77 | #define ACPI_DEVFLAG_SYSMGT2 0x20 | |
78 | #define ACPI_DEVFLAG_LINT0 0x40 | |
79 | #define ACPI_DEVFLAG_LINT1 0x80 | |
80 | #define ACPI_DEVFLAG_ATSDIS 0x10000000 | |
81 | ||
b65233a9 JR |
82 | /* |
83 | * ACPI table definitions | |
84 | * | |
85 | * These data structures are laid over the table to parse the important values | |
86 | * out of it. | |
87 | */ | |
88 | ||
89 | /* | |
90 | * structure describing one IOMMU in the ACPI table. Typically followed by one | |
91 | * or more ivhd_entrys. | |
92 | */ | |
f6e2e6b6 JR |
93 | struct ivhd_header { |
94 | u8 type; | |
95 | u8 flags; | |
96 | u16 length; | |
97 | u16 devid; | |
98 | u16 cap_ptr; | |
99 | u64 mmio_phys; | |
100 | u16 pci_seg; | |
101 | u16 info; | |
102 | u32 reserved; | |
103 | } __attribute__((packed)); | |
104 | ||
b65233a9 JR |
105 | /* |
106 | * A device entry describing which devices a specific IOMMU translates and | |
107 | * which requestor ids they use. | |
108 | */ | |
f6e2e6b6 JR |
109 | struct ivhd_entry { |
110 | u8 type; | |
111 | u16 devid; | |
112 | u8 flags; | |
113 | u32 ext; | |
114 | } __attribute__((packed)); | |
115 | ||
b65233a9 JR |
116 | /* |
117 | * An AMD IOMMU memory definition structure. It defines things like exclusion | |
118 | * ranges for devices and regions that should be unity mapped. | |
119 | */ | |
f6e2e6b6 JR |
120 | struct ivmd_header { |
121 | u8 type; | |
122 | u8 flags; | |
123 | u16 length; | |
124 | u16 devid; | |
125 | u16 aux; | |
126 | u64 resv; | |
127 | u64 range_start; | |
128 | u64 range_length; | |
129 | } __attribute__((packed)); | |
130 | ||
fefda117 | 131 | bool amd_iommu_dump; |
05152a04 | 132 | bool amd_iommu_irq_remap __read_mostly; |
fefda117 | 133 | |
02f3b3f5 | 134 | static bool amd_iommu_detected; |
a5235725 | 135 | static bool __initdata amd_iommu_disabled; |
c1cbebee | 136 | |
b65233a9 JR |
137 | u16 amd_iommu_last_bdf; /* largest PCI device id we have |
138 | to handle */ | |
2e22847f | 139 | LIST_HEAD(amd_iommu_unity_map); /* a list of required unity mappings |
b65233a9 | 140 | we find in ACPI */ |
3775d481 | 141 | u32 amd_iommu_unmap_flush; /* if true, flush on every unmap */ |
928abd25 | 142 | |
2e22847f | 143 | LIST_HEAD(amd_iommu_list); /* list of all AMD IOMMUs in the |
b65233a9 | 144 | system */ |
928abd25 | 145 | |
bb52777e JR |
146 | /* Array to assign indices to IOMMUs*/ |
147 | struct amd_iommu *amd_iommus[MAX_IOMMUS]; | |
148 | int amd_iommus_present; | |
149 | ||
318afd41 JR |
150 | /* IOMMUs have a non-present cache? */ |
151 | bool amd_iommu_np_cache __read_mostly; | |
60f723b4 | 152 | bool amd_iommu_iotlb_sup __read_mostly = true; |
318afd41 | 153 | |
62f71abb JR |
154 | u32 amd_iommu_max_pasids __read_mostly = ~0; |
155 | ||
400a28a0 JR |
156 | bool amd_iommu_v2_present __read_mostly; |
157 | ||
5abcdba4 JR |
158 | bool amd_iommu_force_isolation __read_mostly; |
159 | ||
aeb26f55 JR |
160 | /* |
161 | * List of protection domains - used during resume | |
162 | */ | |
163 | LIST_HEAD(amd_iommu_pd_list); | |
164 | spinlock_t amd_iommu_pd_lock; | |
165 | ||
b65233a9 JR |
166 | /* |
167 | * Pointer to the device table which is shared by all AMD IOMMUs | |
168 | * it is indexed by the PCI device id or the HT unit id and contains | |
169 | * information about the domain the device belongs to as well as the | |
170 | * page table root pointer. | |
171 | */ | |
928abd25 | 172 | struct dev_table_entry *amd_iommu_dev_table; |
b65233a9 JR |
173 | |
174 | /* | |
175 | * The alias table is a driver specific data structure which contains the | |
176 | * mappings of the PCI device ids to the actual requestor ids on the IOMMU. | |
177 | * More than one device can share the same requestor id. | |
178 | */ | |
928abd25 | 179 | u16 *amd_iommu_alias_table; |
b65233a9 JR |
180 | |
181 | /* | |
182 | * The rlookup table is used to find the IOMMU which is responsible | |
183 | * for a specific device. It is also indexed by the PCI device id. | |
184 | */ | |
928abd25 | 185 | struct amd_iommu **amd_iommu_rlookup_table; |
b65233a9 | 186 | |
0ea2c422 JR |
187 | /* |
188 | * This table is used to find the irq remapping table for a given device id | |
189 | * quickly. | |
190 | */ | |
191 | struct irq_remap_table **irq_lookup_table; | |
192 | ||
b65233a9 JR |
193 | /* |
194 | * AMD IOMMU allows up to 2^16 differend protection domains. This is a bitmap | |
195 | * to know which ones are already in use. | |
196 | */ | |
928abd25 JR |
197 | unsigned long *amd_iommu_pd_alloc_bitmap; |
198 | ||
b65233a9 JR |
199 | static u32 dev_table_size; /* size of the device table */ |
200 | static u32 alias_table_size; /* size of the alias table */ | |
201 | static u32 rlookup_table_size; /* size if the rlookup table */ | |
3e8064ba | 202 | |
2c0ae172 JR |
203 | enum iommu_init_state { |
204 | IOMMU_START_STATE, | |
205 | IOMMU_IVRS_DETECTED, | |
206 | IOMMU_ACPI_FINISHED, | |
207 | IOMMU_ENABLED, | |
208 | IOMMU_PCI_INIT, | |
209 | IOMMU_INTERRUPTS_EN, | |
210 | IOMMU_DMA_OPS, | |
211 | IOMMU_INITIALIZED, | |
212 | IOMMU_NOT_FOUND, | |
213 | IOMMU_INIT_ERROR, | |
214 | }; | |
215 | ||
216 | static enum iommu_init_state init_state = IOMMU_START_STATE; | |
217 | ||
ae295142 | 218 | static int amd_iommu_enable_interrupts(void); |
2c0ae172 | 219 | static int __init iommu_go_to_state(enum iommu_init_state state); |
3d9761e7 | 220 | |
208ec8c9 JR |
221 | static inline void update_last_devid(u16 devid) |
222 | { | |
223 | if (devid > amd_iommu_last_bdf) | |
224 | amd_iommu_last_bdf = devid; | |
225 | } | |
226 | ||
c571484e JR |
227 | static inline unsigned long tbl_size(int entry_size) |
228 | { | |
229 | unsigned shift = PAGE_SHIFT + | |
421f909c | 230 | get_order(((int)amd_iommu_last_bdf + 1) * entry_size); |
c571484e JR |
231 | |
232 | return 1UL << shift; | |
233 | } | |
234 | ||
5bcd757f MG |
235 | /* Access to l1 and l2 indexed register spaces */ |
236 | ||
237 | static u32 iommu_read_l1(struct amd_iommu *iommu, u16 l1, u8 address) | |
238 | { | |
239 | u32 val; | |
240 | ||
241 | pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16)); | |
242 | pci_read_config_dword(iommu->dev, 0xfc, &val); | |
243 | return val; | |
244 | } | |
245 | ||
246 | static void iommu_write_l1(struct amd_iommu *iommu, u16 l1, u8 address, u32 val) | |
247 | { | |
248 | pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16 | 1 << 31)); | |
249 | pci_write_config_dword(iommu->dev, 0xfc, val); | |
250 | pci_write_config_dword(iommu->dev, 0xf8, (address | l1 << 16)); | |
251 | } | |
252 | ||
253 | static u32 iommu_read_l2(struct amd_iommu *iommu, u8 address) | |
254 | { | |
255 | u32 val; | |
256 | ||
257 | pci_write_config_dword(iommu->dev, 0xf0, address); | |
258 | pci_read_config_dword(iommu->dev, 0xf4, &val); | |
259 | return val; | |
260 | } | |
261 | ||
262 | static void iommu_write_l2(struct amd_iommu *iommu, u8 address, u32 val) | |
263 | { | |
264 | pci_write_config_dword(iommu->dev, 0xf0, (address | 1 << 8)); | |
265 | pci_write_config_dword(iommu->dev, 0xf4, val); | |
266 | } | |
267 | ||
b65233a9 JR |
268 | /**************************************************************************** |
269 | * | |
270 | * AMD IOMMU MMIO register space handling functions | |
271 | * | |
272 | * These functions are used to program the IOMMU device registers in | |
273 | * MMIO space required for that driver. | |
274 | * | |
275 | ****************************************************************************/ | |
3e8064ba | 276 | |
b65233a9 JR |
277 | /* |
278 | * This function set the exclusion range in the IOMMU. DMA accesses to the | |
279 | * exclusion range are passed through untranslated | |
280 | */ | |
05f92db9 | 281 | static void iommu_set_exclusion_range(struct amd_iommu *iommu) |
b2026aa2 JR |
282 | { |
283 | u64 start = iommu->exclusion_start & PAGE_MASK; | |
284 | u64 limit = (start + iommu->exclusion_length) & PAGE_MASK; | |
285 | u64 entry; | |
286 | ||
287 | if (!iommu->exclusion_start) | |
288 | return; | |
289 | ||
290 | entry = start | MMIO_EXCL_ENABLE_MASK; | |
291 | memcpy_toio(iommu->mmio_base + MMIO_EXCL_BASE_OFFSET, | |
292 | &entry, sizeof(entry)); | |
293 | ||
294 | entry = limit; | |
295 | memcpy_toio(iommu->mmio_base + MMIO_EXCL_LIMIT_OFFSET, | |
296 | &entry, sizeof(entry)); | |
297 | } | |
298 | ||
b65233a9 | 299 | /* Programs the physical address of the device table into the IOMMU hardware */ |
6b7f000e | 300 | static void iommu_set_device_table(struct amd_iommu *iommu) |
b2026aa2 | 301 | { |
f609891f | 302 | u64 entry; |
b2026aa2 JR |
303 | |
304 | BUG_ON(iommu->mmio_base == NULL); | |
305 | ||
306 | entry = virt_to_phys(amd_iommu_dev_table); | |
307 | entry |= (dev_table_size >> 12) - 1; | |
308 | memcpy_toio(iommu->mmio_base + MMIO_DEV_TABLE_OFFSET, | |
309 | &entry, sizeof(entry)); | |
310 | } | |
311 | ||
b65233a9 | 312 | /* Generic functions to enable/disable certain features of the IOMMU. */ |
05f92db9 | 313 | static void iommu_feature_enable(struct amd_iommu *iommu, u8 bit) |
b2026aa2 JR |
314 | { |
315 | u32 ctrl; | |
316 | ||
317 | ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET); | |
318 | ctrl |= (1 << bit); | |
319 | writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET); | |
320 | } | |
321 | ||
ca020711 | 322 | static void iommu_feature_disable(struct amd_iommu *iommu, u8 bit) |
b2026aa2 JR |
323 | { |
324 | u32 ctrl; | |
325 | ||
199d0d50 | 326 | ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET); |
b2026aa2 JR |
327 | ctrl &= ~(1 << bit); |
328 | writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET); | |
329 | } | |
330 | ||
1456e9d2 JR |
331 | static void iommu_set_inv_tlb_timeout(struct amd_iommu *iommu, int timeout) |
332 | { | |
333 | u32 ctrl; | |
334 | ||
335 | ctrl = readl(iommu->mmio_base + MMIO_CONTROL_OFFSET); | |
336 | ctrl &= ~CTRL_INV_TO_MASK; | |
337 | ctrl |= (timeout << CONTROL_INV_TIMEOUT) & CTRL_INV_TO_MASK; | |
338 | writel(ctrl, iommu->mmio_base + MMIO_CONTROL_OFFSET); | |
339 | } | |
340 | ||
b65233a9 | 341 | /* Function to enable the hardware */ |
05f92db9 | 342 | static void iommu_enable(struct amd_iommu *iommu) |
b2026aa2 | 343 | { |
b2026aa2 | 344 | iommu_feature_enable(iommu, CONTROL_IOMMU_EN); |
b2026aa2 JR |
345 | } |
346 | ||
92ac4320 | 347 | static void iommu_disable(struct amd_iommu *iommu) |
126c52be | 348 | { |
a8c485bb CW |
349 | /* Disable command buffer */ |
350 | iommu_feature_disable(iommu, CONTROL_CMDBUF_EN); | |
351 | ||
352 | /* Disable event logging and event interrupts */ | |
353 | iommu_feature_disable(iommu, CONTROL_EVT_INT_EN); | |
354 | iommu_feature_disable(iommu, CONTROL_EVT_LOG_EN); | |
355 | ||
356 | /* Disable IOMMU hardware itself */ | |
92ac4320 | 357 | iommu_feature_disable(iommu, CONTROL_IOMMU_EN); |
126c52be JR |
358 | } |
359 | ||
b65233a9 JR |
360 | /* |
361 | * mapping and unmapping functions for the IOMMU MMIO space. Each AMD IOMMU in | |
362 | * the system has one. | |
363 | */ | |
98f1ad25 | 364 | static u8 __iomem * __init iommu_map_mmio_space(u64 address) |
6c56747b | 365 | { |
e82752d8 JR |
366 | if (!request_mem_region(address, MMIO_REGION_LENGTH, "amd_iommu")) { |
367 | pr_err("AMD-Vi: Can not reserve memory region %llx for mmio\n", | |
368 | address); | |
369 | pr_err("AMD-Vi: This is a BIOS bug. Please contact your hardware vendor\n"); | |
6c56747b | 370 | return NULL; |
e82752d8 | 371 | } |
6c56747b | 372 | |
98f1ad25 | 373 | return (u8 __iomem *)ioremap_nocache(address, MMIO_REGION_LENGTH); |
6c56747b JR |
374 | } |
375 | ||
376 | static void __init iommu_unmap_mmio_space(struct amd_iommu *iommu) | |
377 | { | |
378 | if (iommu->mmio_base) | |
379 | iounmap(iommu->mmio_base); | |
380 | release_mem_region(iommu->mmio_phys, MMIO_REGION_LENGTH); | |
381 | } | |
382 | ||
b65233a9 JR |
383 | /**************************************************************************** |
384 | * | |
385 | * The functions below belong to the first pass of AMD IOMMU ACPI table | |
386 | * parsing. In this pass we try to find out the highest device id this | |
387 | * code has to handle. Upon this information the size of the shared data | |
388 | * structures is determined later. | |
389 | * | |
390 | ****************************************************************************/ | |
391 | ||
b514e555 JR |
392 | /* |
393 | * This function calculates the length of a given IVHD entry | |
394 | */ | |
395 | static inline int ivhd_entry_length(u8 *ivhd) | |
396 | { | |
397 | return 0x04 << (*ivhd >> 6); | |
398 | } | |
399 | ||
b65233a9 JR |
400 | /* |
401 | * This function reads the last device id the IOMMU has to handle from the PCI | |
402 | * capability header for this IOMMU | |
403 | */ | |
3e8064ba JR |
404 | static int __init find_last_devid_on_pci(int bus, int dev, int fn, int cap_ptr) |
405 | { | |
406 | u32 cap; | |
407 | ||
408 | cap = read_pci_config(bus, dev, fn, cap_ptr+MMIO_RANGE_OFFSET); | |
d591b0a3 | 409 | update_last_devid(calc_devid(MMIO_GET_BUS(cap), MMIO_GET_LD(cap))); |
3e8064ba JR |
410 | |
411 | return 0; | |
412 | } | |
413 | ||
b65233a9 JR |
414 | /* |
415 | * After reading the highest device id from the IOMMU PCI capability header | |
416 | * this function looks if there is a higher device id defined in the ACPI table | |
417 | */ | |
3e8064ba JR |
418 | static int __init find_last_devid_from_ivhd(struct ivhd_header *h) |
419 | { | |
420 | u8 *p = (void *)h, *end = (void *)h; | |
421 | struct ivhd_entry *dev; | |
422 | ||
423 | p += sizeof(*h); | |
424 | end += h->length; | |
425 | ||
426 | find_last_devid_on_pci(PCI_BUS(h->devid), | |
427 | PCI_SLOT(h->devid), | |
428 | PCI_FUNC(h->devid), | |
429 | h->cap_ptr); | |
430 | ||
431 | while (p < end) { | |
432 | dev = (struct ivhd_entry *)p; | |
433 | switch (dev->type) { | |
434 | case IVHD_DEV_SELECT: | |
435 | case IVHD_DEV_RANGE_END: | |
436 | case IVHD_DEV_ALIAS: | |
437 | case IVHD_DEV_EXT_SELECT: | |
b65233a9 | 438 | /* all the above subfield types refer to device ids */ |
208ec8c9 | 439 | update_last_devid(dev->devid); |
3e8064ba JR |
440 | break; |
441 | default: | |
442 | break; | |
443 | } | |
b514e555 | 444 | p += ivhd_entry_length(p); |
3e8064ba JR |
445 | } |
446 | ||
447 | WARN_ON(p != end); | |
448 | ||
449 | return 0; | |
450 | } | |
451 | ||
b65233a9 JR |
452 | /* |
453 | * Iterate over all IVHD entries in the ACPI table and find the highest device | |
454 | * id which we need to handle. This is the first of three functions which parse | |
455 | * the ACPI table. So we check the checksum here. | |
456 | */ | |
3e8064ba JR |
457 | static int __init find_last_devid_acpi(struct acpi_table_header *table) |
458 | { | |
459 | int i; | |
460 | u8 checksum = 0, *p = (u8 *)table, *end = (u8 *)table; | |
461 | struct ivhd_header *h; | |
462 | ||
463 | /* | |
464 | * Validate checksum here so we don't need to do it when | |
465 | * we actually parse the table | |
466 | */ | |
467 | for (i = 0; i < table->length; ++i) | |
468 | checksum += p[i]; | |
02f3b3f5 | 469 | if (checksum != 0) |
3e8064ba | 470 | /* ACPI table corrupt */ |
02f3b3f5 | 471 | return -ENODEV; |
3e8064ba JR |
472 | |
473 | p += IVRS_HEADER_LENGTH; | |
474 | ||
475 | end += table->length; | |
476 | while (p < end) { | |
477 | h = (struct ivhd_header *)p; | |
478 | switch (h->type) { | |
479 | case ACPI_IVHD_TYPE: | |
480 | find_last_devid_from_ivhd(h); | |
481 | break; | |
482 | default: | |
483 | break; | |
484 | } | |
485 | p += h->length; | |
486 | } | |
487 | WARN_ON(p != end); | |
488 | ||
489 | return 0; | |
490 | } | |
491 | ||
b65233a9 JR |
492 | /**************************************************************************** |
493 | * | |
494 | * The following functions belong the the code path which parses the ACPI table | |
495 | * the second time. In this ACPI parsing iteration we allocate IOMMU specific | |
496 | * data structures, initialize the device/alias/rlookup table and also | |
497 | * basically initialize the hardware. | |
498 | * | |
499 | ****************************************************************************/ | |
500 | ||
501 | /* | |
502 | * Allocates the command buffer. This buffer is per AMD IOMMU. We can | |
503 | * write commands to that buffer later and the IOMMU will execute them | |
504 | * asynchronously | |
505 | */ | |
b36ca91e JR |
506 | static u8 * __init alloc_command_buffer(struct amd_iommu *iommu) |
507 | { | |
d0312b21 | 508 | u8 *cmd_buf = (u8 *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, |
b36ca91e | 509 | get_order(CMD_BUFFER_SIZE)); |
b36ca91e JR |
510 | |
511 | if (cmd_buf == NULL) | |
512 | return NULL; | |
513 | ||
549c90dc | 514 | iommu->cmd_buf_size = CMD_BUFFER_SIZE | CMD_BUFFER_UNINITIALIZED; |
b36ca91e | 515 | |
58492e12 JR |
516 | return cmd_buf; |
517 | } | |
518 | ||
93f1cc67 JR |
519 | /* |
520 | * This function resets the command buffer if the IOMMU stopped fetching | |
521 | * commands from it. | |
522 | */ | |
523 | void amd_iommu_reset_cmd_buffer(struct amd_iommu *iommu) | |
524 | { | |
525 | iommu_feature_disable(iommu, CONTROL_CMDBUF_EN); | |
526 | ||
527 | writel(0x00, iommu->mmio_base + MMIO_CMD_HEAD_OFFSET); | |
528 | writel(0x00, iommu->mmio_base + MMIO_CMD_TAIL_OFFSET); | |
529 | ||
530 | iommu_feature_enable(iommu, CONTROL_CMDBUF_EN); | |
531 | } | |
532 | ||
58492e12 JR |
533 | /* |
534 | * This function writes the command buffer address to the hardware and | |
535 | * enables it. | |
536 | */ | |
537 | static void iommu_enable_command_buffer(struct amd_iommu *iommu) | |
538 | { | |
539 | u64 entry; | |
540 | ||
541 | BUG_ON(iommu->cmd_buf == NULL); | |
542 | ||
543 | entry = (u64)virt_to_phys(iommu->cmd_buf); | |
b36ca91e | 544 | entry |= MMIO_CMD_SIZE_512; |
58492e12 | 545 | |
b36ca91e | 546 | memcpy_toio(iommu->mmio_base + MMIO_CMD_BUF_OFFSET, |
58492e12 | 547 | &entry, sizeof(entry)); |
b36ca91e | 548 | |
93f1cc67 | 549 | amd_iommu_reset_cmd_buffer(iommu); |
549c90dc | 550 | iommu->cmd_buf_size &= ~(CMD_BUFFER_UNINITIALIZED); |
b36ca91e JR |
551 | } |
552 | ||
553 | static void __init free_command_buffer(struct amd_iommu *iommu) | |
554 | { | |
23c1713f | 555 | free_pages((unsigned long)iommu->cmd_buf, |
549c90dc | 556 | get_order(iommu->cmd_buf_size & ~(CMD_BUFFER_UNINITIALIZED))); |
b36ca91e JR |
557 | } |
558 | ||
335503e5 JR |
559 | /* allocates the memory where the IOMMU will log its events to */ |
560 | static u8 * __init alloc_event_buffer(struct amd_iommu *iommu) | |
561 | { | |
335503e5 JR |
562 | iommu->evt_buf = (u8 *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, |
563 | get_order(EVT_BUFFER_SIZE)); | |
564 | ||
565 | if (iommu->evt_buf == NULL) | |
566 | return NULL; | |
567 | ||
1bc6f838 JR |
568 | iommu->evt_buf_size = EVT_BUFFER_SIZE; |
569 | ||
58492e12 JR |
570 | return iommu->evt_buf; |
571 | } | |
572 | ||
573 | static void iommu_enable_event_buffer(struct amd_iommu *iommu) | |
574 | { | |
575 | u64 entry; | |
576 | ||
577 | BUG_ON(iommu->evt_buf == NULL); | |
578 | ||
335503e5 | 579 | entry = (u64)virt_to_phys(iommu->evt_buf) | EVT_LEN_MASK; |
58492e12 | 580 | |
335503e5 JR |
581 | memcpy_toio(iommu->mmio_base + MMIO_EVT_BUF_OFFSET, |
582 | &entry, sizeof(entry)); | |
583 | ||
09067207 JR |
584 | /* set head and tail to zero manually */ |
585 | writel(0x00, iommu->mmio_base + MMIO_EVT_HEAD_OFFSET); | |
586 | writel(0x00, iommu->mmio_base + MMIO_EVT_TAIL_OFFSET); | |
587 | ||
58492e12 | 588 | iommu_feature_enable(iommu, CONTROL_EVT_LOG_EN); |
335503e5 JR |
589 | } |
590 | ||
591 | static void __init free_event_buffer(struct amd_iommu *iommu) | |
592 | { | |
593 | free_pages((unsigned long)iommu->evt_buf, get_order(EVT_BUFFER_SIZE)); | |
594 | } | |
595 | ||
1a29ac01 JR |
596 | /* allocates the memory where the IOMMU will log its events to */ |
597 | static u8 * __init alloc_ppr_log(struct amd_iommu *iommu) | |
598 | { | |
599 | iommu->ppr_log = (u8 *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, | |
600 | get_order(PPR_LOG_SIZE)); | |
601 | ||
602 | if (iommu->ppr_log == NULL) | |
603 | return NULL; | |
604 | ||
605 | return iommu->ppr_log; | |
606 | } | |
607 | ||
608 | static void iommu_enable_ppr_log(struct amd_iommu *iommu) | |
609 | { | |
610 | u64 entry; | |
611 | ||
612 | if (iommu->ppr_log == NULL) | |
613 | return; | |
614 | ||
615 | entry = (u64)virt_to_phys(iommu->ppr_log) | PPR_LOG_SIZE_512; | |
616 | ||
617 | memcpy_toio(iommu->mmio_base + MMIO_PPR_LOG_OFFSET, | |
618 | &entry, sizeof(entry)); | |
619 | ||
620 | /* set head and tail to zero manually */ | |
621 | writel(0x00, iommu->mmio_base + MMIO_PPR_HEAD_OFFSET); | |
622 | writel(0x00, iommu->mmio_base + MMIO_PPR_TAIL_OFFSET); | |
623 | ||
624 | iommu_feature_enable(iommu, CONTROL_PPFLOG_EN); | |
625 | iommu_feature_enable(iommu, CONTROL_PPR_EN); | |
626 | } | |
627 | ||
628 | static void __init free_ppr_log(struct amd_iommu *iommu) | |
629 | { | |
630 | if (iommu->ppr_log == NULL) | |
631 | return; | |
632 | ||
633 | free_pages((unsigned long)iommu->ppr_log, get_order(PPR_LOG_SIZE)); | |
634 | } | |
635 | ||
cbc33a90 JR |
636 | static void iommu_enable_gt(struct amd_iommu *iommu) |
637 | { | |
638 | if (!iommu_feature(iommu, FEATURE_GT)) | |
639 | return; | |
640 | ||
641 | iommu_feature_enable(iommu, CONTROL_GT_EN); | |
642 | } | |
643 | ||
b65233a9 | 644 | /* sets a specific bit in the device table entry. */ |
3566b778 JR |
645 | static void set_dev_entry_bit(u16 devid, u8 bit) |
646 | { | |
ee6c2868 JR |
647 | int i = (bit >> 6) & 0x03; |
648 | int _bit = bit & 0x3f; | |
3566b778 | 649 | |
ee6c2868 | 650 | amd_iommu_dev_table[devid].data[i] |= (1UL << _bit); |
3566b778 JR |
651 | } |
652 | ||
c5cca146 JR |
653 | static int get_dev_entry_bit(u16 devid, u8 bit) |
654 | { | |
ee6c2868 JR |
655 | int i = (bit >> 6) & 0x03; |
656 | int _bit = bit & 0x3f; | |
c5cca146 | 657 | |
ee6c2868 | 658 | return (amd_iommu_dev_table[devid].data[i] & (1UL << _bit)) >> _bit; |
c5cca146 JR |
659 | } |
660 | ||
661 | ||
662 | void amd_iommu_apply_erratum_63(u16 devid) | |
663 | { | |
664 | int sysmgt; | |
665 | ||
666 | sysmgt = get_dev_entry_bit(devid, DEV_ENTRY_SYSMGT1) | | |
667 | (get_dev_entry_bit(devid, DEV_ENTRY_SYSMGT2) << 1); | |
668 | ||
669 | if (sysmgt == 0x01) | |
670 | set_dev_entry_bit(devid, DEV_ENTRY_IW); | |
671 | } | |
672 | ||
5ff4789d JR |
673 | /* Writes the specific IOMMU for a device into the rlookup table */ |
674 | static void __init set_iommu_for_device(struct amd_iommu *iommu, u16 devid) | |
675 | { | |
676 | amd_iommu_rlookup_table[devid] = iommu; | |
677 | } | |
678 | ||
b65233a9 JR |
679 | /* |
680 | * This function takes the device specific flags read from the ACPI | |
681 | * table and sets up the device table entry with that information | |
682 | */ | |
5ff4789d JR |
683 | static void __init set_dev_entry_from_acpi(struct amd_iommu *iommu, |
684 | u16 devid, u32 flags, u32 ext_flags) | |
3566b778 JR |
685 | { |
686 | if (flags & ACPI_DEVFLAG_INITPASS) | |
687 | set_dev_entry_bit(devid, DEV_ENTRY_INIT_PASS); | |
688 | if (flags & ACPI_DEVFLAG_EXTINT) | |
689 | set_dev_entry_bit(devid, DEV_ENTRY_EINT_PASS); | |
690 | if (flags & ACPI_DEVFLAG_NMI) | |
691 | set_dev_entry_bit(devid, DEV_ENTRY_NMI_PASS); | |
692 | if (flags & ACPI_DEVFLAG_SYSMGT1) | |
693 | set_dev_entry_bit(devid, DEV_ENTRY_SYSMGT1); | |
694 | if (flags & ACPI_DEVFLAG_SYSMGT2) | |
695 | set_dev_entry_bit(devid, DEV_ENTRY_SYSMGT2); | |
696 | if (flags & ACPI_DEVFLAG_LINT0) | |
697 | set_dev_entry_bit(devid, DEV_ENTRY_LINT0_PASS); | |
698 | if (flags & ACPI_DEVFLAG_LINT1) | |
699 | set_dev_entry_bit(devid, DEV_ENTRY_LINT1_PASS); | |
3566b778 | 700 | |
c5cca146 JR |
701 | amd_iommu_apply_erratum_63(devid); |
702 | ||
5ff4789d | 703 | set_iommu_for_device(iommu, devid); |
3566b778 JR |
704 | } |
705 | ||
6efed63b JR |
706 | static int add_special_device(u8 type, u8 id, u16 devid) |
707 | { | |
708 | struct devid_map *entry; | |
709 | struct list_head *list; | |
710 | ||
711 | if (type != IVHD_SPECIAL_IOAPIC && type != IVHD_SPECIAL_HPET) | |
712 | return -EINVAL; | |
713 | ||
714 | entry = kzalloc(sizeof(*entry), GFP_KERNEL); | |
715 | if (!entry) | |
716 | return -ENOMEM; | |
717 | ||
718 | entry->id = id; | |
719 | entry->devid = devid; | |
720 | ||
721 | if (type == IVHD_SPECIAL_IOAPIC) | |
722 | list = &ioapic_map; | |
723 | else | |
724 | list = &hpet_map; | |
725 | ||
726 | list_add_tail(&entry->list, list); | |
727 | ||
728 | return 0; | |
729 | } | |
730 | ||
b65233a9 JR |
731 | /* |
732 | * Reads the device exclusion range from ACPI and initialize IOMMU with | |
733 | * it | |
734 | */ | |
3566b778 JR |
735 | static void __init set_device_exclusion_range(u16 devid, struct ivmd_header *m) |
736 | { | |
737 | struct amd_iommu *iommu = amd_iommu_rlookup_table[devid]; | |
738 | ||
739 | if (!(m->flags & IVMD_FLAG_EXCL_RANGE)) | |
740 | return; | |
741 | ||
742 | if (iommu) { | |
b65233a9 JR |
743 | /* |
744 | * We only can configure exclusion ranges per IOMMU, not | |
745 | * per device. But we can enable the exclusion range per | |
746 | * device. This is done here | |
747 | */ | |
3566b778 JR |
748 | set_dev_entry_bit(m->devid, DEV_ENTRY_EX); |
749 | iommu->exclusion_start = m->range_start; | |
750 | iommu->exclusion_length = m->range_length; | |
751 | } | |
752 | } | |
753 | ||
b65233a9 JR |
754 | /* |
755 | * Takes a pointer to an AMD IOMMU entry in the ACPI table and | |
756 | * initializes the hardware and our data structures with it. | |
757 | */ | |
6efed63b | 758 | static int __init init_iommu_from_acpi(struct amd_iommu *iommu, |
5d0c8e49 JR |
759 | struct ivhd_header *h) |
760 | { | |
761 | u8 *p = (u8 *)h; | |
762 | u8 *end = p, flags = 0; | |
0de66d5b JR |
763 | u16 devid = 0, devid_start = 0, devid_to = 0; |
764 | u32 dev_i, ext_flags = 0; | |
58a3bee5 | 765 | bool alias = false; |
5d0c8e49 JR |
766 | struct ivhd_entry *e; |
767 | ||
768 | /* | |
e9bf5197 | 769 | * First save the recommended feature enable bits from ACPI |
5d0c8e49 | 770 | */ |
e9bf5197 | 771 | iommu->acpi_flags = h->flags; |
5d0c8e49 JR |
772 | |
773 | /* | |
774 | * Done. Now parse the device entries | |
775 | */ | |
776 | p += sizeof(struct ivhd_header); | |
777 | end += h->length; | |
778 | ||
42a698f4 | 779 | |
5d0c8e49 JR |
780 | while (p < end) { |
781 | e = (struct ivhd_entry *)p; | |
782 | switch (e->type) { | |
783 | case IVHD_DEV_ALL: | |
42a698f4 JR |
784 | |
785 | DUMP_printk(" DEV_ALL\t\t\t first devid: %02x:%02x.%x" | |
786 | " last device %02x:%02x.%x flags: %02x\n", | |
787 | PCI_BUS(iommu->first_device), | |
788 | PCI_SLOT(iommu->first_device), | |
789 | PCI_FUNC(iommu->first_device), | |
790 | PCI_BUS(iommu->last_device), | |
791 | PCI_SLOT(iommu->last_device), | |
792 | PCI_FUNC(iommu->last_device), | |
793 | e->flags); | |
794 | ||
5d0c8e49 JR |
795 | for (dev_i = iommu->first_device; |
796 | dev_i <= iommu->last_device; ++dev_i) | |
5ff4789d JR |
797 | set_dev_entry_from_acpi(iommu, dev_i, |
798 | e->flags, 0); | |
5d0c8e49 JR |
799 | break; |
800 | case IVHD_DEV_SELECT: | |
42a698f4 JR |
801 | |
802 | DUMP_printk(" DEV_SELECT\t\t\t devid: %02x:%02x.%x " | |
803 | "flags: %02x\n", | |
804 | PCI_BUS(e->devid), | |
805 | PCI_SLOT(e->devid), | |
806 | PCI_FUNC(e->devid), | |
807 | e->flags); | |
808 | ||
5d0c8e49 | 809 | devid = e->devid; |
5ff4789d | 810 | set_dev_entry_from_acpi(iommu, devid, e->flags, 0); |
5d0c8e49 JR |
811 | break; |
812 | case IVHD_DEV_SELECT_RANGE_START: | |
42a698f4 JR |
813 | |
814 | DUMP_printk(" DEV_SELECT_RANGE_START\t " | |
815 | "devid: %02x:%02x.%x flags: %02x\n", | |
816 | PCI_BUS(e->devid), | |
817 | PCI_SLOT(e->devid), | |
818 | PCI_FUNC(e->devid), | |
819 | e->flags); | |
820 | ||
5d0c8e49 JR |
821 | devid_start = e->devid; |
822 | flags = e->flags; | |
823 | ext_flags = 0; | |
58a3bee5 | 824 | alias = false; |
5d0c8e49 JR |
825 | break; |
826 | case IVHD_DEV_ALIAS: | |
42a698f4 JR |
827 | |
828 | DUMP_printk(" DEV_ALIAS\t\t\t devid: %02x:%02x.%x " | |
829 | "flags: %02x devid_to: %02x:%02x.%x\n", | |
830 | PCI_BUS(e->devid), | |
831 | PCI_SLOT(e->devid), | |
832 | PCI_FUNC(e->devid), | |
833 | e->flags, | |
834 | PCI_BUS(e->ext >> 8), | |
835 | PCI_SLOT(e->ext >> 8), | |
836 | PCI_FUNC(e->ext >> 8)); | |
837 | ||
5d0c8e49 JR |
838 | devid = e->devid; |
839 | devid_to = e->ext >> 8; | |
7a6a3a08 | 840 | set_dev_entry_from_acpi(iommu, devid , e->flags, 0); |
7455aab1 | 841 | set_dev_entry_from_acpi(iommu, devid_to, e->flags, 0); |
5d0c8e49 JR |
842 | amd_iommu_alias_table[devid] = devid_to; |
843 | break; | |
844 | case IVHD_DEV_ALIAS_RANGE: | |
42a698f4 JR |
845 | |
846 | DUMP_printk(" DEV_ALIAS_RANGE\t\t " | |
847 | "devid: %02x:%02x.%x flags: %02x " | |
848 | "devid_to: %02x:%02x.%x\n", | |
849 | PCI_BUS(e->devid), | |
850 | PCI_SLOT(e->devid), | |
851 | PCI_FUNC(e->devid), | |
852 | e->flags, | |
853 | PCI_BUS(e->ext >> 8), | |
854 | PCI_SLOT(e->ext >> 8), | |
855 | PCI_FUNC(e->ext >> 8)); | |
856 | ||
5d0c8e49 JR |
857 | devid_start = e->devid; |
858 | flags = e->flags; | |
859 | devid_to = e->ext >> 8; | |
860 | ext_flags = 0; | |
58a3bee5 | 861 | alias = true; |
5d0c8e49 JR |
862 | break; |
863 | case IVHD_DEV_EXT_SELECT: | |
42a698f4 JR |
864 | |
865 | DUMP_printk(" DEV_EXT_SELECT\t\t devid: %02x:%02x.%x " | |
866 | "flags: %02x ext: %08x\n", | |
867 | PCI_BUS(e->devid), | |
868 | PCI_SLOT(e->devid), | |
869 | PCI_FUNC(e->devid), | |
870 | e->flags, e->ext); | |
871 | ||
5d0c8e49 | 872 | devid = e->devid; |
5ff4789d JR |
873 | set_dev_entry_from_acpi(iommu, devid, e->flags, |
874 | e->ext); | |
5d0c8e49 JR |
875 | break; |
876 | case IVHD_DEV_EXT_SELECT_RANGE: | |
42a698f4 JR |
877 | |
878 | DUMP_printk(" DEV_EXT_SELECT_RANGE\t devid: " | |
879 | "%02x:%02x.%x flags: %02x ext: %08x\n", | |
880 | PCI_BUS(e->devid), | |
881 | PCI_SLOT(e->devid), | |
882 | PCI_FUNC(e->devid), | |
883 | e->flags, e->ext); | |
884 | ||
5d0c8e49 JR |
885 | devid_start = e->devid; |
886 | flags = e->flags; | |
887 | ext_flags = e->ext; | |
58a3bee5 | 888 | alias = false; |
5d0c8e49 JR |
889 | break; |
890 | case IVHD_DEV_RANGE_END: | |
42a698f4 JR |
891 | |
892 | DUMP_printk(" DEV_RANGE_END\t\t devid: %02x:%02x.%x\n", | |
893 | PCI_BUS(e->devid), | |
894 | PCI_SLOT(e->devid), | |
895 | PCI_FUNC(e->devid)); | |
896 | ||
5d0c8e49 JR |
897 | devid = e->devid; |
898 | for (dev_i = devid_start; dev_i <= devid; ++dev_i) { | |
7a6a3a08 | 899 | if (alias) { |
5d0c8e49 | 900 | amd_iommu_alias_table[dev_i] = devid_to; |
7a6a3a08 JR |
901 | set_dev_entry_from_acpi(iommu, |
902 | devid_to, flags, ext_flags); | |
903 | } | |
904 | set_dev_entry_from_acpi(iommu, dev_i, | |
905 | flags, ext_flags); | |
5d0c8e49 JR |
906 | } |
907 | break; | |
6efed63b JR |
908 | case IVHD_DEV_SPECIAL: { |
909 | u8 handle, type; | |
910 | const char *var; | |
911 | u16 devid; | |
912 | int ret; | |
913 | ||
914 | handle = e->ext & 0xff; | |
915 | devid = (e->ext >> 8) & 0xffff; | |
916 | type = (e->ext >> 24) & 0xff; | |
917 | ||
918 | if (type == IVHD_SPECIAL_IOAPIC) | |
919 | var = "IOAPIC"; | |
920 | else if (type == IVHD_SPECIAL_HPET) | |
921 | var = "HPET"; | |
922 | else | |
923 | var = "UNKNOWN"; | |
924 | ||
925 | DUMP_printk(" DEV_SPECIAL(%s[%d])\t\tdevid: %02x:%02x.%x\n", | |
926 | var, (int)handle, | |
927 | PCI_BUS(devid), | |
928 | PCI_SLOT(devid), | |
929 | PCI_FUNC(devid)); | |
930 | ||
931 | set_dev_entry_from_acpi(iommu, devid, e->flags, 0); | |
932 | ret = add_special_device(type, handle, devid); | |
933 | if (ret) | |
934 | return ret; | |
935 | break; | |
936 | } | |
5d0c8e49 JR |
937 | default: |
938 | break; | |
939 | } | |
940 | ||
b514e555 | 941 | p += ivhd_entry_length(p); |
5d0c8e49 | 942 | } |
6efed63b JR |
943 | |
944 | return 0; | |
5d0c8e49 JR |
945 | } |
946 | ||
b65233a9 | 947 | /* Initializes the device->iommu mapping for the driver */ |
5d0c8e49 JR |
948 | static int __init init_iommu_devices(struct amd_iommu *iommu) |
949 | { | |
0de66d5b | 950 | u32 i; |
5d0c8e49 JR |
951 | |
952 | for (i = iommu->first_device; i <= iommu->last_device; ++i) | |
953 | set_iommu_for_device(iommu, i); | |
954 | ||
955 | return 0; | |
956 | } | |
957 | ||
e47d402d JR |
958 | static void __init free_iommu_one(struct amd_iommu *iommu) |
959 | { | |
960 | free_command_buffer(iommu); | |
335503e5 | 961 | free_event_buffer(iommu); |
1a29ac01 | 962 | free_ppr_log(iommu); |
e47d402d JR |
963 | iommu_unmap_mmio_space(iommu); |
964 | } | |
965 | ||
966 | static void __init free_iommu_all(void) | |
967 | { | |
968 | struct amd_iommu *iommu, *next; | |
969 | ||
3bd22172 | 970 | for_each_iommu_safe(iommu, next) { |
e47d402d JR |
971 | list_del(&iommu->list); |
972 | free_iommu_one(iommu); | |
973 | kfree(iommu); | |
974 | } | |
975 | } | |
976 | ||
b65233a9 JR |
977 | /* |
978 | * This function clues the initialization function for one IOMMU | |
979 | * together and also allocates the command buffer and programs the | |
980 | * hardware. It does NOT enable the IOMMU. This is done afterwards. | |
981 | */ | |
e47d402d JR |
982 | static int __init init_iommu_one(struct amd_iommu *iommu, struct ivhd_header *h) |
983 | { | |
6efed63b JR |
984 | int ret; |
985 | ||
e47d402d | 986 | spin_lock_init(&iommu->lock); |
bb52777e JR |
987 | |
988 | /* Add IOMMU to internal data structures */ | |
e47d402d | 989 | list_add_tail(&iommu->list, &amd_iommu_list); |
bb52777e JR |
990 | iommu->index = amd_iommus_present++; |
991 | ||
992 | if (unlikely(iommu->index >= MAX_IOMMUS)) { | |
993 | WARN(1, "AMD-Vi: System has more IOMMUs than supported by this driver\n"); | |
994 | return -ENOSYS; | |
995 | } | |
996 | ||
997 | /* Index is fine - add IOMMU to the array */ | |
998 | amd_iommus[iommu->index] = iommu; | |
e47d402d JR |
999 | |
1000 | /* | |
1001 | * Copy data from ACPI table entry to the iommu struct | |
1002 | */ | |
23c742db | 1003 | iommu->devid = h->devid; |
e47d402d | 1004 | iommu->cap_ptr = h->cap_ptr; |
ee893c24 | 1005 | iommu->pci_seg = h->pci_seg; |
e47d402d JR |
1006 | iommu->mmio_phys = h->mmio_phys; |
1007 | iommu->mmio_base = iommu_map_mmio_space(h->mmio_phys); | |
1008 | if (!iommu->mmio_base) | |
1009 | return -ENOMEM; | |
1010 | ||
e47d402d JR |
1011 | iommu->cmd_buf = alloc_command_buffer(iommu); |
1012 | if (!iommu->cmd_buf) | |
1013 | return -ENOMEM; | |
1014 | ||
335503e5 JR |
1015 | iommu->evt_buf = alloc_event_buffer(iommu); |
1016 | if (!iommu->evt_buf) | |
1017 | return -ENOMEM; | |
1018 | ||
a80dc3e0 JR |
1019 | iommu->int_enabled = false; |
1020 | ||
6efed63b JR |
1021 | ret = init_iommu_from_acpi(iommu, h); |
1022 | if (ret) | |
1023 | return ret; | |
f6fec00a JR |
1024 | |
1025 | /* | |
1026 | * Make sure IOMMU is not considered to translate itself. The IVRS | |
1027 | * table tells us so, but this is a lie! | |
1028 | */ | |
1029 | amd_iommu_rlookup_table[iommu->devid] = NULL; | |
1030 | ||
e47d402d JR |
1031 | init_iommu_devices(iommu); |
1032 | ||
23c742db | 1033 | return 0; |
e47d402d JR |
1034 | } |
1035 | ||
b65233a9 JR |
1036 | /* |
1037 | * Iterates over all IOMMU entries in the ACPI table, allocates the | |
1038 | * IOMMU structure and initializes it with init_iommu_one() | |
1039 | */ | |
e47d402d JR |
1040 | static int __init init_iommu_all(struct acpi_table_header *table) |
1041 | { | |
1042 | u8 *p = (u8 *)table, *end = (u8 *)table; | |
1043 | struct ivhd_header *h; | |
1044 | struct amd_iommu *iommu; | |
1045 | int ret; | |
1046 | ||
e47d402d JR |
1047 | end += table->length; |
1048 | p += IVRS_HEADER_LENGTH; | |
1049 | ||
1050 | while (p < end) { | |
1051 | h = (struct ivhd_header *)p; | |
1052 | switch (*p) { | |
1053 | case ACPI_IVHD_TYPE: | |
9c72041f | 1054 | |
ae908c22 | 1055 | DUMP_printk("device: %02x:%02x.%01x cap: %04x " |
9c72041f JR |
1056 | "seg: %d flags: %01x info %04x\n", |
1057 | PCI_BUS(h->devid), PCI_SLOT(h->devid), | |
1058 | PCI_FUNC(h->devid), h->cap_ptr, | |
1059 | h->pci_seg, h->flags, h->info); | |
1060 | DUMP_printk(" mmio-addr: %016llx\n", | |
1061 | h->mmio_phys); | |
1062 | ||
e47d402d | 1063 | iommu = kzalloc(sizeof(struct amd_iommu), GFP_KERNEL); |
02f3b3f5 JR |
1064 | if (iommu == NULL) |
1065 | return -ENOMEM; | |
3551a708 | 1066 | |
e47d402d | 1067 | ret = init_iommu_one(iommu, h); |
02f3b3f5 JR |
1068 | if (ret) |
1069 | return ret; | |
e47d402d JR |
1070 | break; |
1071 | default: | |
1072 | break; | |
1073 | } | |
1074 | p += h->length; | |
1075 | ||
1076 | } | |
1077 | WARN_ON(p != end); | |
1078 | ||
1079 | return 0; | |
1080 | } | |
1081 | ||
23c742db JR |
1082 | static int iommu_init_pci(struct amd_iommu *iommu) |
1083 | { | |
1084 | int cap_ptr = iommu->cap_ptr; | |
1085 | u32 range, misc, low, high; | |
1086 | ||
1087 | iommu->dev = pci_get_bus_and_slot(PCI_BUS(iommu->devid), | |
1088 | iommu->devid & 0xff); | |
1089 | if (!iommu->dev) | |
1090 | return -ENODEV; | |
1091 | ||
1092 | pci_read_config_dword(iommu->dev, cap_ptr + MMIO_CAP_HDR_OFFSET, | |
1093 | &iommu->cap); | |
1094 | pci_read_config_dword(iommu->dev, cap_ptr + MMIO_RANGE_OFFSET, | |
1095 | &range); | |
1096 | pci_read_config_dword(iommu->dev, cap_ptr + MMIO_MISC_OFFSET, | |
1097 | &misc); | |
1098 | ||
1099 | iommu->first_device = calc_devid(MMIO_GET_BUS(range), | |
1100 | MMIO_GET_FD(range)); | |
1101 | iommu->last_device = calc_devid(MMIO_GET_BUS(range), | |
1102 | MMIO_GET_LD(range)); | |
1103 | ||
1104 | if (!(iommu->cap & (1 << IOMMU_CAP_IOTLB))) | |
1105 | amd_iommu_iotlb_sup = false; | |
1106 | ||
1107 | /* read extended feature bits */ | |
1108 | low = readl(iommu->mmio_base + MMIO_EXT_FEATURES); | |
1109 | high = readl(iommu->mmio_base + MMIO_EXT_FEATURES + 4); | |
1110 | ||
1111 | iommu->features = ((u64)high << 32) | low; | |
1112 | ||
1113 | if (iommu_feature(iommu, FEATURE_GT)) { | |
1114 | int glxval; | |
1115 | u32 pasids; | |
1116 | u64 shift; | |
1117 | ||
1118 | shift = iommu->features & FEATURE_PASID_MASK; | |
1119 | shift >>= FEATURE_PASID_SHIFT; | |
1120 | pasids = (1 << shift); | |
1121 | ||
1122 | amd_iommu_max_pasids = min(amd_iommu_max_pasids, pasids); | |
1123 | ||
1124 | glxval = iommu->features & FEATURE_GLXVAL_MASK; | |
1125 | glxval >>= FEATURE_GLXVAL_SHIFT; | |
1126 | ||
1127 | if (amd_iommu_max_glx_val == -1) | |
1128 | amd_iommu_max_glx_val = glxval; | |
1129 | else | |
1130 | amd_iommu_max_glx_val = min(amd_iommu_max_glx_val, glxval); | |
1131 | } | |
1132 | ||
1133 | if (iommu_feature(iommu, FEATURE_GT) && | |
1134 | iommu_feature(iommu, FEATURE_PPR)) { | |
1135 | iommu->is_iommu_v2 = true; | |
1136 | amd_iommu_v2_present = true; | |
1137 | } | |
1138 | ||
1139 | if (iommu_feature(iommu, FEATURE_PPR)) { | |
1140 | iommu->ppr_log = alloc_ppr_log(iommu); | |
1141 | if (!iommu->ppr_log) | |
1142 | return -ENOMEM; | |
1143 | } | |
1144 | ||
1145 | if (iommu->cap & (1UL << IOMMU_CAP_NPCACHE)) | |
1146 | amd_iommu_np_cache = true; | |
1147 | ||
1148 | if (is_rd890_iommu(iommu->dev)) { | |
1149 | int i, j; | |
1150 | ||
1151 | iommu->root_pdev = pci_get_bus_and_slot(iommu->dev->bus->number, | |
1152 | PCI_DEVFN(0, 0)); | |
1153 | ||
1154 | /* | |
1155 | * Some rd890 systems may not be fully reconfigured by the | |
1156 | * BIOS, so it's necessary for us to store this information so | |
1157 | * it can be reprogrammed on resume | |
1158 | */ | |
1159 | pci_read_config_dword(iommu->dev, iommu->cap_ptr + 4, | |
1160 | &iommu->stored_addr_lo); | |
1161 | pci_read_config_dword(iommu->dev, iommu->cap_ptr + 8, | |
1162 | &iommu->stored_addr_hi); | |
1163 | ||
1164 | /* Low bit locks writes to configuration space */ | |
1165 | iommu->stored_addr_lo &= ~1; | |
1166 | ||
1167 | for (i = 0; i < 6; i++) | |
1168 | for (j = 0; j < 0x12; j++) | |
1169 | iommu->stored_l1[i][j] = iommu_read_l1(iommu, i, j); | |
1170 | ||
1171 | for (i = 0; i < 0x83; i++) | |
1172 | iommu->stored_l2[i] = iommu_read_l2(iommu, i); | |
1173 | } | |
1174 | ||
1175 | return pci_enable_device(iommu->dev); | |
1176 | } | |
1177 | ||
4d121c32 JR |
1178 | static void print_iommu_info(void) |
1179 | { | |
1180 | static const char * const feat_str[] = { | |
1181 | "PreF", "PPR", "X2APIC", "NX", "GT", "[5]", | |
1182 | "IA", "GA", "HE", "PC" | |
1183 | }; | |
1184 | struct amd_iommu *iommu; | |
1185 | ||
1186 | for_each_iommu(iommu) { | |
1187 | int i; | |
1188 | ||
1189 | pr_info("AMD-Vi: Found IOMMU at %s cap 0x%hx\n", | |
1190 | dev_name(&iommu->dev->dev), iommu->cap_ptr); | |
1191 | ||
1192 | if (iommu->cap & (1 << IOMMU_CAP_EFR)) { | |
1193 | pr_info("AMD-Vi: Extended features: "); | |
2bd5ed00 | 1194 | for (i = 0; i < ARRAY_SIZE(feat_str); ++i) { |
4d121c32 JR |
1195 | if (iommu_feature(iommu, (1ULL << i))) |
1196 | pr_cont(" %s", feat_str[i]); | |
1197 | } | |
1198 | } | |
1199 | pr_cont("\n"); | |
1200 | } | |
1201 | } | |
1202 | ||
2c0ae172 | 1203 | static int __init amd_iommu_init_pci(void) |
23c742db JR |
1204 | { |
1205 | struct amd_iommu *iommu; | |
1206 | int ret = 0; | |
1207 | ||
1208 | for_each_iommu(iommu) { | |
1209 | ret = iommu_init_pci(iommu); | |
1210 | if (ret) | |
1211 | break; | |
1212 | } | |
1213 | ||
23c742db JR |
1214 | ret = amd_iommu_init_devices(); |
1215 | ||
4d121c32 JR |
1216 | print_iommu_info(); |
1217 | ||
23c742db JR |
1218 | return ret; |
1219 | } | |
1220 | ||
a80dc3e0 JR |
1221 | /**************************************************************************** |
1222 | * | |
1223 | * The following functions initialize the MSI interrupts for all IOMMUs | |
1224 | * in the system. Its a bit challenging because there could be multiple | |
1225 | * IOMMUs per PCI BDF but we can call pci_enable_msi(x) only once per | |
1226 | * pci_dev. | |
1227 | * | |
1228 | ****************************************************************************/ | |
1229 | ||
9f800de3 | 1230 | static int iommu_setup_msi(struct amd_iommu *iommu) |
a80dc3e0 JR |
1231 | { |
1232 | int r; | |
a80dc3e0 | 1233 | |
9ddd592a JR |
1234 | r = pci_enable_msi(iommu->dev); |
1235 | if (r) | |
1236 | return r; | |
a80dc3e0 | 1237 | |
72fe00f0 JR |
1238 | r = request_threaded_irq(iommu->dev->irq, |
1239 | amd_iommu_int_handler, | |
1240 | amd_iommu_int_thread, | |
1241 | 0, "AMD-Vi", | |
1242 | iommu->dev); | |
a80dc3e0 JR |
1243 | |
1244 | if (r) { | |
1245 | pci_disable_msi(iommu->dev); | |
9ddd592a | 1246 | return r; |
a80dc3e0 JR |
1247 | } |
1248 | ||
fab6afa3 | 1249 | iommu->int_enabled = true; |
1a29ac01 | 1250 | |
a80dc3e0 JR |
1251 | return 0; |
1252 | } | |
1253 | ||
05f92db9 | 1254 | static int iommu_init_msi(struct amd_iommu *iommu) |
a80dc3e0 | 1255 | { |
9ddd592a JR |
1256 | int ret; |
1257 | ||
a80dc3e0 | 1258 | if (iommu->int_enabled) |
9ddd592a | 1259 | goto enable_faults; |
a80dc3e0 | 1260 | |
d91cecdd | 1261 | if (pci_find_capability(iommu->dev, PCI_CAP_ID_MSI)) |
9ddd592a JR |
1262 | ret = iommu_setup_msi(iommu); |
1263 | else | |
1264 | ret = -ENODEV; | |
1265 | ||
1266 | if (ret) | |
1267 | return ret; | |
a80dc3e0 | 1268 | |
9ddd592a JR |
1269 | enable_faults: |
1270 | iommu_feature_enable(iommu, CONTROL_EVT_INT_EN); | |
a80dc3e0 | 1271 | |
9ddd592a JR |
1272 | if (iommu->ppr_log != NULL) |
1273 | iommu_feature_enable(iommu, CONTROL_PPFINT_EN); | |
1274 | ||
1275 | return 0; | |
a80dc3e0 JR |
1276 | } |
1277 | ||
b65233a9 JR |
1278 | /**************************************************************************** |
1279 | * | |
1280 | * The next functions belong to the third pass of parsing the ACPI | |
1281 | * table. In this last pass the memory mapping requirements are | |
1282 | * gathered (like exclusion and unity mapping reanges). | |
1283 | * | |
1284 | ****************************************************************************/ | |
1285 | ||
be2a022c JR |
1286 | static void __init free_unity_maps(void) |
1287 | { | |
1288 | struct unity_map_entry *entry, *next; | |
1289 | ||
1290 | list_for_each_entry_safe(entry, next, &amd_iommu_unity_map, list) { | |
1291 | list_del(&entry->list); | |
1292 | kfree(entry); | |
1293 | } | |
1294 | } | |
1295 | ||
b65233a9 | 1296 | /* called when we find an exclusion range definition in ACPI */ |
be2a022c JR |
1297 | static int __init init_exclusion_range(struct ivmd_header *m) |
1298 | { | |
1299 | int i; | |
1300 | ||
1301 | switch (m->type) { | |
1302 | case ACPI_IVMD_TYPE: | |
1303 | set_device_exclusion_range(m->devid, m); | |
1304 | break; | |
1305 | case ACPI_IVMD_TYPE_ALL: | |
3a61ec38 | 1306 | for (i = 0; i <= amd_iommu_last_bdf; ++i) |
be2a022c JR |
1307 | set_device_exclusion_range(i, m); |
1308 | break; | |
1309 | case ACPI_IVMD_TYPE_RANGE: | |
1310 | for (i = m->devid; i <= m->aux; ++i) | |
1311 | set_device_exclusion_range(i, m); | |
1312 | break; | |
1313 | default: | |
1314 | break; | |
1315 | } | |
1316 | ||
1317 | return 0; | |
1318 | } | |
1319 | ||
b65233a9 | 1320 | /* called for unity map ACPI definition */ |
be2a022c JR |
1321 | static int __init init_unity_map_range(struct ivmd_header *m) |
1322 | { | |
98f1ad25 | 1323 | struct unity_map_entry *e = NULL; |
02acc43a | 1324 | char *s; |
be2a022c JR |
1325 | |
1326 | e = kzalloc(sizeof(*e), GFP_KERNEL); | |
1327 | if (e == NULL) | |
1328 | return -ENOMEM; | |
1329 | ||
1330 | switch (m->type) { | |
1331 | default: | |
0bc252f4 JR |
1332 | kfree(e); |
1333 | return 0; | |
be2a022c | 1334 | case ACPI_IVMD_TYPE: |
02acc43a | 1335 | s = "IVMD_TYPEi\t\t\t"; |
be2a022c JR |
1336 | e->devid_start = e->devid_end = m->devid; |
1337 | break; | |
1338 | case ACPI_IVMD_TYPE_ALL: | |
02acc43a | 1339 | s = "IVMD_TYPE_ALL\t\t"; |
be2a022c JR |
1340 | e->devid_start = 0; |
1341 | e->devid_end = amd_iommu_last_bdf; | |
1342 | break; | |
1343 | case ACPI_IVMD_TYPE_RANGE: | |
02acc43a | 1344 | s = "IVMD_TYPE_RANGE\t\t"; |
be2a022c JR |
1345 | e->devid_start = m->devid; |
1346 | e->devid_end = m->aux; | |
1347 | break; | |
1348 | } | |
1349 | e->address_start = PAGE_ALIGN(m->range_start); | |
1350 | e->address_end = e->address_start + PAGE_ALIGN(m->range_length); | |
1351 | e->prot = m->flags >> 1; | |
1352 | ||
02acc43a JR |
1353 | DUMP_printk("%s devid_start: %02x:%02x.%x devid_end: %02x:%02x.%x" |
1354 | " range_start: %016llx range_end: %016llx flags: %x\n", s, | |
1355 | PCI_BUS(e->devid_start), PCI_SLOT(e->devid_start), | |
1356 | PCI_FUNC(e->devid_start), PCI_BUS(e->devid_end), | |
1357 | PCI_SLOT(e->devid_end), PCI_FUNC(e->devid_end), | |
1358 | e->address_start, e->address_end, m->flags); | |
1359 | ||
be2a022c JR |
1360 | list_add_tail(&e->list, &amd_iommu_unity_map); |
1361 | ||
1362 | return 0; | |
1363 | } | |
1364 | ||
b65233a9 | 1365 | /* iterates over all memory definitions we find in the ACPI table */ |
be2a022c JR |
1366 | static int __init init_memory_definitions(struct acpi_table_header *table) |
1367 | { | |
1368 | u8 *p = (u8 *)table, *end = (u8 *)table; | |
1369 | struct ivmd_header *m; | |
1370 | ||
be2a022c JR |
1371 | end += table->length; |
1372 | p += IVRS_HEADER_LENGTH; | |
1373 | ||
1374 | while (p < end) { | |
1375 | m = (struct ivmd_header *)p; | |
1376 | if (m->flags & IVMD_FLAG_EXCL_RANGE) | |
1377 | init_exclusion_range(m); | |
1378 | else if (m->flags & IVMD_FLAG_UNITY_MAP) | |
1379 | init_unity_map_range(m); | |
1380 | ||
1381 | p += m->length; | |
1382 | } | |
1383 | ||
1384 | return 0; | |
1385 | } | |
1386 | ||
9f5f5fb3 JR |
1387 | /* |
1388 | * Init the device table to not allow DMA access for devices and | |
1389 | * suppress all page faults | |
1390 | */ | |
33f28c59 | 1391 | static void init_device_table_dma(void) |
9f5f5fb3 | 1392 | { |
0de66d5b | 1393 | u32 devid; |
9f5f5fb3 JR |
1394 | |
1395 | for (devid = 0; devid <= amd_iommu_last_bdf; ++devid) { | |
1396 | set_dev_entry_bit(devid, DEV_ENTRY_VALID); | |
1397 | set_dev_entry_bit(devid, DEV_ENTRY_TRANSLATION); | |
9f5f5fb3 JR |
1398 | } |
1399 | } | |
1400 | ||
33f28c59 JR |
1401 | static void init_device_table(void) |
1402 | { | |
1403 | u32 devid; | |
1404 | ||
1405 | if (!amd_iommu_irq_remap) | |
1406 | return; | |
1407 | ||
1408 | for (devid = 0; devid <= amd_iommu_last_bdf; ++devid) | |
1409 | set_dev_entry_bit(devid, DEV_ENTRY_IRQ_TBL_EN); | |
1410 | } | |
1411 | ||
e9bf5197 JR |
1412 | static void iommu_init_flags(struct amd_iommu *iommu) |
1413 | { | |
1414 | iommu->acpi_flags & IVHD_FLAG_HT_TUN_EN_MASK ? | |
1415 | iommu_feature_enable(iommu, CONTROL_HT_TUN_EN) : | |
1416 | iommu_feature_disable(iommu, CONTROL_HT_TUN_EN); | |
1417 | ||
1418 | iommu->acpi_flags & IVHD_FLAG_PASSPW_EN_MASK ? | |
1419 | iommu_feature_enable(iommu, CONTROL_PASSPW_EN) : | |
1420 | iommu_feature_disable(iommu, CONTROL_PASSPW_EN); | |
1421 | ||
1422 | iommu->acpi_flags & IVHD_FLAG_RESPASSPW_EN_MASK ? | |
1423 | iommu_feature_enable(iommu, CONTROL_RESPASSPW_EN) : | |
1424 | iommu_feature_disable(iommu, CONTROL_RESPASSPW_EN); | |
1425 | ||
1426 | iommu->acpi_flags & IVHD_FLAG_ISOC_EN_MASK ? | |
1427 | iommu_feature_enable(iommu, CONTROL_ISOC_EN) : | |
1428 | iommu_feature_disable(iommu, CONTROL_ISOC_EN); | |
1429 | ||
1430 | /* | |
1431 | * make IOMMU memory accesses cache coherent | |
1432 | */ | |
1433 | iommu_feature_enable(iommu, CONTROL_COHERENT_EN); | |
1456e9d2 JR |
1434 | |
1435 | /* Set IOTLB invalidation timeout to 1s */ | |
1436 | iommu_set_inv_tlb_timeout(iommu, CTRL_INV_TO_1S); | |
e9bf5197 JR |
1437 | } |
1438 | ||
5bcd757f | 1439 | static void iommu_apply_resume_quirks(struct amd_iommu *iommu) |
4c894f47 | 1440 | { |
5bcd757f MG |
1441 | int i, j; |
1442 | u32 ioc_feature_control; | |
c1bf94ec | 1443 | struct pci_dev *pdev = iommu->root_pdev; |
5bcd757f MG |
1444 | |
1445 | /* RD890 BIOSes may not have completely reconfigured the iommu */ | |
c1bf94ec | 1446 | if (!is_rd890_iommu(iommu->dev) || !pdev) |
5bcd757f MG |
1447 | return; |
1448 | ||
1449 | /* | |
1450 | * First, we need to ensure that the iommu is enabled. This is | |
1451 | * controlled by a register in the northbridge | |
1452 | */ | |
5bcd757f MG |
1453 | |
1454 | /* Select Northbridge indirect register 0x75 and enable writing */ | |
1455 | pci_write_config_dword(pdev, 0x60, 0x75 | (1 << 7)); | |
1456 | pci_read_config_dword(pdev, 0x64, &ioc_feature_control); | |
1457 | ||
1458 | /* Enable the iommu */ | |
1459 | if (!(ioc_feature_control & 0x1)) | |
1460 | pci_write_config_dword(pdev, 0x64, ioc_feature_control | 1); | |
1461 | ||
5bcd757f MG |
1462 | /* Restore the iommu BAR */ |
1463 | pci_write_config_dword(iommu->dev, iommu->cap_ptr + 4, | |
1464 | iommu->stored_addr_lo); | |
1465 | pci_write_config_dword(iommu->dev, iommu->cap_ptr + 8, | |
1466 | iommu->stored_addr_hi); | |
1467 | ||
1468 | /* Restore the l1 indirect regs for each of the 6 l1s */ | |
1469 | for (i = 0; i < 6; i++) | |
1470 | for (j = 0; j < 0x12; j++) | |
1471 | iommu_write_l1(iommu, i, j, iommu->stored_l1[i][j]); | |
1472 | ||
1473 | /* Restore the l2 indirect regs */ | |
1474 | for (i = 0; i < 0x83; i++) | |
1475 | iommu_write_l2(iommu, i, iommu->stored_l2[i]); | |
1476 | ||
1477 | /* Lock PCI setup registers */ | |
1478 | pci_write_config_dword(iommu->dev, iommu->cap_ptr + 4, | |
1479 | iommu->stored_addr_lo | 1); | |
4c894f47 JR |
1480 | } |
1481 | ||
b65233a9 JR |
1482 | /* |
1483 | * This function finally enables all IOMMUs found in the system after | |
1484 | * they have been initialized | |
1485 | */ | |
11ee5ac4 | 1486 | static void early_enable_iommus(void) |
8736197b JR |
1487 | { |
1488 | struct amd_iommu *iommu; | |
1489 | ||
3bd22172 | 1490 | for_each_iommu(iommu) { |
a8c485bb | 1491 | iommu_disable(iommu); |
e9bf5197 | 1492 | iommu_init_flags(iommu); |
58492e12 JR |
1493 | iommu_set_device_table(iommu); |
1494 | iommu_enable_command_buffer(iommu); | |
1495 | iommu_enable_event_buffer(iommu); | |
8736197b JR |
1496 | iommu_set_exclusion_range(iommu); |
1497 | iommu_enable(iommu); | |
7d0c5cc5 | 1498 | iommu_flush_all_caches(iommu); |
8736197b JR |
1499 | } |
1500 | } | |
1501 | ||
11ee5ac4 JR |
1502 | static void enable_iommus_v2(void) |
1503 | { | |
1504 | struct amd_iommu *iommu; | |
1505 | ||
1506 | for_each_iommu(iommu) { | |
1507 | iommu_enable_ppr_log(iommu); | |
1508 | iommu_enable_gt(iommu); | |
1509 | } | |
1510 | } | |
1511 | ||
1512 | static void enable_iommus(void) | |
1513 | { | |
1514 | early_enable_iommus(); | |
1515 | ||
1516 | enable_iommus_v2(); | |
1517 | } | |
1518 | ||
92ac4320 JR |
1519 | static void disable_iommus(void) |
1520 | { | |
1521 | struct amd_iommu *iommu; | |
1522 | ||
1523 | for_each_iommu(iommu) | |
1524 | iommu_disable(iommu); | |
1525 | } | |
1526 | ||
7441e9cb JR |
1527 | /* |
1528 | * Suspend/Resume support | |
1529 | * disable suspend until real resume implemented | |
1530 | */ | |
1531 | ||
f3c6ea1b | 1532 | static void amd_iommu_resume(void) |
7441e9cb | 1533 | { |
5bcd757f MG |
1534 | struct amd_iommu *iommu; |
1535 | ||
1536 | for_each_iommu(iommu) | |
1537 | iommu_apply_resume_quirks(iommu); | |
1538 | ||
736501ee JR |
1539 | /* re-load the hardware */ |
1540 | enable_iommus(); | |
3d9761e7 JR |
1541 | |
1542 | amd_iommu_enable_interrupts(); | |
7441e9cb JR |
1543 | } |
1544 | ||
f3c6ea1b | 1545 | static int amd_iommu_suspend(void) |
7441e9cb | 1546 | { |
736501ee JR |
1547 | /* disable IOMMUs to go out of the way for BIOS */ |
1548 | disable_iommus(); | |
1549 | ||
1550 | return 0; | |
7441e9cb JR |
1551 | } |
1552 | ||
f3c6ea1b | 1553 | static struct syscore_ops amd_iommu_syscore_ops = { |
7441e9cb JR |
1554 | .suspend = amd_iommu_suspend, |
1555 | .resume = amd_iommu_resume, | |
1556 | }; | |
1557 | ||
8704a1ba JR |
1558 | static void __init free_on_init_error(void) |
1559 | { | |
0ea2c422 JR |
1560 | free_pages((unsigned long)irq_lookup_table, |
1561 | get_order(rlookup_table_size)); | |
1562 | ||
05152a04 JR |
1563 | if (amd_iommu_irq_cache) { |
1564 | kmem_cache_destroy(amd_iommu_irq_cache); | |
1565 | amd_iommu_irq_cache = NULL; | |
0ea2c422 | 1566 | |
05152a04 JR |
1567 | } |
1568 | ||
8704a1ba JR |
1569 | amd_iommu_uninit_devices(); |
1570 | ||
1571 | free_pages((unsigned long)amd_iommu_pd_alloc_bitmap, | |
1572 | get_order(MAX_DOMAIN_ID/8)); | |
1573 | ||
1574 | free_pages((unsigned long)amd_iommu_rlookup_table, | |
1575 | get_order(rlookup_table_size)); | |
1576 | ||
1577 | free_pages((unsigned long)amd_iommu_alias_table, | |
1578 | get_order(alias_table_size)); | |
1579 | ||
1580 | free_pages((unsigned long)amd_iommu_dev_table, | |
1581 | get_order(dev_table_size)); | |
1582 | ||
1583 | free_iommu_all(); | |
1584 | ||
1585 | free_unity_maps(); | |
1586 | ||
1587 | #ifdef CONFIG_GART_IOMMU | |
1588 | /* | |
1589 | * We failed to initialize the AMD IOMMU - try fallback to GART | |
1590 | * if possible. | |
1591 | */ | |
1592 | gart_iommu_init(); | |
1593 | ||
1594 | #endif | |
1595 | } | |
1596 | ||
eb1eb7ae JR |
1597 | static bool __init check_ioapic_information(void) |
1598 | { | |
1599 | int idx; | |
1600 | ||
1601 | for (idx = 0; idx < nr_ioapics; idx++) { | |
1602 | int id = mpc_ioapic_id(idx); | |
1603 | ||
1604 | if (get_ioapic_devid(id) < 0) { | |
1605 | pr_err(FW_BUG "AMD-Vi: IO-APIC[%d] not in IVRS table\n", id); | |
1606 | pr_err("AMD-Vi: Disabling interrupt remapping due to BIOS Bug\n"); | |
1607 | return false; | |
1608 | } | |
1609 | } | |
1610 | ||
1611 | return true; | |
1612 | } | |
1613 | ||
b65233a9 | 1614 | /* |
8704a1ba JR |
1615 | * This is the hardware init function for AMD IOMMU in the system. |
1616 | * This function is called either from amd_iommu_init or from the interrupt | |
1617 | * remapping setup code. | |
b65233a9 JR |
1618 | * |
1619 | * This function basically parses the ACPI table for AMD IOMMU (IVRS) | |
1620 | * three times: | |
1621 | * | |
1622 | * 1 pass) Find the highest PCI device id the driver has to handle. | |
1623 | * Upon this information the size of the data structures is | |
1624 | * determined that needs to be allocated. | |
1625 | * | |
1626 | * 2 pass) Initialize the data structures just allocated with the | |
1627 | * information in the ACPI table about available AMD IOMMUs | |
1628 | * in the system. It also maps the PCI devices in the | |
1629 | * system to specific IOMMUs | |
1630 | * | |
1631 | * 3 pass) After the basic data structures are allocated and | |
1632 | * initialized we update them with information about memory | |
1633 | * remapping requirements parsed out of the ACPI table in | |
1634 | * this last pass. | |
1635 | * | |
8704a1ba JR |
1636 | * After everything is set up the IOMMUs are enabled and the necessary |
1637 | * hotplug and suspend notifiers are registered. | |
b65233a9 | 1638 | */ |
643511b3 | 1639 | static int __init early_amd_iommu_init(void) |
fe74c9cf | 1640 | { |
02f3b3f5 JR |
1641 | struct acpi_table_header *ivrs_base; |
1642 | acpi_size ivrs_size; | |
1643 | acpi_status status; | |
fe74c9cf JR |
1644 | int i, ret = 0; |
1645 | ||
643511b3 | 1646 | if (!amd_iommu_detected) |
8704a1ba JR |
1647 | return -ENODEV; |
1648 | ||
02f3b3f5 JR |
1649 | status = acpi_get_table_with_size("IVRS", 0, &ivrs_base, &ivrs_size); |
1650 | if (status == AE_NOT_FOUND) | |
1651 | return -ENODEV; | |
1652 | else if (ACPI_FAILURE(status)) { | |
1653 | const char *err = acpi_format_exception(status); | |
1654 | pr_err("AMD-Vi: IVRS table error: %s\n", err); | |
1655 | return -EINVAL; | |
1656 | } | |
1657 | ||
fe74c9cf JR |
1658 | /* |
1659 | * First parse ACPI tables to find the largest Bus/Dev/Func | |
1660 | * we need to handle. Upon this information the shared data | |
1661 | * structures for the IOMMUs in the system will be allocated | |
1662 | */ | |
2c0ae172 JR |
1663 | ret = find_last_devid_acpi(ivrs_base); |
1664 | if (ret) | |
3551a708 JR |
1665 | goto out; |
1666 | ||
c571484e JR |
1667 | dev_table_size = tbl_size(DEV_TABLE_ENTRY_SIZE); |
1668 | alias_table_size = tbl_size(ALIAS_TABLE_ENTRY_SIZE); | |
1669 | rlookup_table_size = tbl_size(RLOOKUP_TABLE_ENTRY_SIZE); | |
fe74c9cf | 1670 | |
fe74c9cf | 1671 | /* Device table - directly used by all IOMMUs */ |
8704a1ba | 1672 | ret = -ENOMEM; |
5dc8bff0 | 1673 | amd_iommu_dev_table = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, |
fe74c9cf JR |
1674 | get_order(dev_table_size)); |
1675 | if (amd_iommu_dev_table == NULL) | |
1676 | goto out; | |
1677 | ||
1678 | /* | |
1679 | * Alias table - map PCI Bus/Dev/Func to Bus/Dev/Func the | |
1680 | * IOMMU see for that device | |
1681 | */ | |
1682 | amd_iommu_alias_table = (void *)__get_free_pages(GFP_KERNEL, | |
1683 | get_order(alias_table_size)); | |
1684 | if (amd_iommu_alias_table == NULL) | |
2c0ae172 | 1685 | goto out; |
fe74c9cf JR |
1686 | |
1687 | /* IOMMU rlookup table - find the IOMMU for a specific device */ | |
83fd5cc6 JR |
1688 | amd_iommu_rlookup_table = (void *)__get_free_pages( |
1689 | GFP_KERNEL | __GFP_ZERO, | |
fe74c9cf JR |
1690 | get_order(rlookup_table_size)); |
1691 | if (amd_iommu_rlookup_table == NULL) | |
2c0ae172 | 1692 | goto out; |
fe74c9cf | 1693 | |
5dc8bff0 JR |
1694 | amd_iommu_pd_alloc_bitmap = (void *)__get_free_pages( |
1695 | GFP_KERNEL | __GFP_ZERO, | |
fe74c9cf JR |
1696 | get_order(MAX_DOMAIN_ID/8)); |
1697 | if (amd_iommu_pd_alloc_bitmap == NULL) | |
2c0ae172 | 1698 | goto out; |
fe74c9cf JR |
1699 | |
1700 | /* | |
5dc8bff0 | 1701 | * let all alias entries point to itself |
fe74c9cf | 1702 | */ |
3a61ec38 | 1703 | for (i = 0; i <= amd_iommu_last_bdf; ++i) |
fe74c9cf JR |
1704 | amd_iommu_alias_table[i] = i; |
1705 | ||
fe74c9cf JR |
1706 | /* |
1707 | * never allocate domain 0 because its used as the non-allocated and | |
1708 | * error value placeholder | |
1709 | */ | |
1710 | amd_iommu_pd_alloc_bitmap[0] = 1; | |
1711 | ||
aeb26f55 JR |
1712 | spin_lock_init(&amd_iommu_pd_lock); |
1713 | ||
fe74c9cf JR |
1714 | /* |
1715 | * now the data structures are allocated and basically initialized | |
1716 | * start the real acpi table scan | |
1717 | */ | |
02f3b3f5 JR |
1718 | ret = init_iommu_all(ivrs_base); |
1719 | if (ret) | |
2c0ae172 | 1720 | goto out; |
fe74c9cf | 1721 | |
eb1eb7ae JR |
1722 | if (amd_iommu_irq_remap) |
1723 | amd_iommu_irq_remap = check_ioapic_information(); | |
1724 | ||
05152a04 JR |
1725 | if (amd_iommu_irq_remap) { |
1726 | /* | |
1727 | * Interrupt remapping enabled, create kmem_cache for the | |
1728 | * remapping tables. | |
1729 | */ | |
1730 | amd_iommu_irq_cache = kmem_cache_create("irq_remap_cache", | |
1731 | MAX_IRQS_PER_TABLE * sizeof(u32), | |
1732 | IRQ_TABLE_ALIGNMENT, | |
1733 | 0, NULL); | |
1734 | if (!amd_iommu_irq_cache) | |
1735 | goto out; | |
0ea2c422 JR |
1736 | |
1737 | irq_lookup_table = (void *)__get_free_pages( | |
1738 | GFP_KERNEL | __GFP_ZERO, | |
1739 | get_order(rlookup_table_size)); | |
1740 | if (!irq_lookup_table) | |
1741 | goto out; | |
05152a04 JR |
1742 | } |
1743 | ||
02f3b3f5 JR |
1744 | ret = init_memory_definitions(ivrs_base); |
1745 | if (ret) | |
2c0ae172 | 1746 | goto out; |
3551a708 | 1747 | |
eb1eb7ae JR |
1748 | /* init the device table */ |
1749 | init_device_table(); | |
1750 | ||
8704a1ba | 1751 | out: |
02f3b3f5 JR |
1752 | /* Don't leak any ACPI memory */ |
1753 | early_acpi_os_unmap_memory((char __iomem *)ivrs_base, ivrs_size); | |
1754 | ivrs_base = NULL; | |
1755 | ||
643511b3 JR |
1756 | return ret; |
1757 | } | |
1758 | ||
ae295142 | 1759 | static int amd_iommu_enable_interrupts(void) |
3d9761e7 JR |
1760 | { |
1761 | struct amd_iommu *iommu; | |
1762 | int ret = 0; | |
1763 | ||
1764 | for_each_iommu(iommu) { | |
1765 | ret = iommu_init_msi(iommu); | |
1766 | if (ret) | |
1767 | goto out; | |
1768 | } | |
1769 | ||
1770 | out: | |
1771 | return ret; | |
1772 | } | |
1773 | ||
02f3b3f5 JR |
1774 | static bool detect_ivrs(void) |
1775 | { | |
1776 | struct acpi_table_header *ivrs_base; | |
1777 | acpi_size ivrs_size; | |
1778 | acpi_status status; | |
1779 | ||
1780 | status = acpi_get_table_with_size("IVRS", 0, &ivrs_base, &ivrs_size); | |
1781 | if (status == AE_NOT_FOUND) | |
1782 | return false; | |
1783 | else if (ACPI_FAILURE(status)) { | |
1784 | const char *err = acpi_format_exception(status); | |
1785 | pr_err("AMD-Vi: IVRS table error: %s\n", err); | |
1786 | return false; | |
1787 | } | |
1788 | ||
1789 | early_acpi_os_unmap_memory((char __iomem *)ivrs_base, ivrs_size); | |
1790 | ||
1adb7d31 JR |
1791 | /* Make sure ACS will be enabled during PCI probe */ |
1792 | pci_request_acs(); | |
1793 | ||
05152a04 JR |
1794 | if (!disable_irq_remap) |
1795 | amd_iommu_irq_remap = true; | |
1796 | ||
02f3b3f5 JR |
1797 | return true; |
1798 | } | |
1799 | ||
b9b1ce70 JR |
1800 | static int amd_iommu_init_dma(void) |
1801 | { | |
33f28c59 | 1802 | struct amd_iommu *iommu; |
b9b1ce70 JR |
1803 | int ret; |
1804 | ||
33f28c59 JR |
1805 | init_device_table_dma(); |
1806 | ||
1807 | for_each_iommu(iommu) | |
1808 | iommu_flush_all_caches(iommu); | |
1809 | ||
b9b1ce70 JR |
1810 | if (iommu_pass_through) |
1811 | ret = amd_iommu_init_passthrough(); | |
1812 | else | |
1813 | ret = amd_iommu_init_dma_ops(); | |
1814 | ||
1815 | if (ret) | |
1816 | return ret; | |
1817 | ||
1818 | amd_iommu_init_api(); | |
1819 | ||
1820 | amd_iommu_init_notifier(); | |
1821 | ||
1822 | return 0; | |
1823 | } | |
1824 | ||
2c0ae172 | 1825 | /**************************************************************************** |
8704a1ba | 1826 | * |
2c0ae172 JR |
1827 | * AMD IOMMU Initialization State Machine |
1828 | * | |
1829 | ****************************************************************************/ | |
1830 | ||
1831 | static int __init state_next(void) | |
8704a1ba JR |
1832 | { |
1833 | int ret = 0; | |
1834 | ||
2c0ae172 JR |
1835 | switch (init_state) { |
1836 | case IOMMU_START_STATE: | |
1837 | if (!detect_ivrs()) { | |
1838 | init_state = IOMMU_NOT_FOUND; | |
1839 | ret = -ENODEV; | |
1840 | } else { | |
1841 | init_state = IOMMU_IVRS_DETECTED; | |
1842 | } | |
1843 | break; | |
1844 | case IOMMU_IVRS_DETECTED: | |
1845 | ret = early_amd_iommu_init(); | |
1846 | init_state = ret ? IOMMU_INIT_ERROR : IOMMU_ACPI_FINISHED; | |
1847 | break; | |
1848 | case IOMMU_ACPI_FINISHED: | |
1849 | early_enable_iommus(); | |
1850 | register_syscore_ops(&amd_iommu_syscore_ops); | |
1851 | x86_platform.iommu_shutdown = disable_iommus; | |
1852 | init_state = IOMMU_ENABLED; | |
1853 | break; | |
1854 | case IOMMU_ENABLED: | |
1855 | ret = amd_iommu_init_pci(); | |
1856 | init_state = ret ? IOMMU_INIT_ERROR : IOMMU_PCI_INIT; | |
1857 | enable_iommus_v2(); | |
1858 | break; | |
1859 | case IOMMU_PCI_INIT: | |
1860 | ret = amd_iommu_enable_interrupts(); | |
1861 | init_state = ret ? IOMMU_INIT_ERROR : IOMMU_INTERRUPTS_EN; | |
1862 | break; | |
1863 | case IOMMU_INTERRUPTS_EN: | |
1864 | ret = amd_iommu_init_dma(); | |
1865 | init_state = ret ? IOMMU_INIT_ERROR : IOMMU_DMA_OPS; | |
1866 | break; | |
1867 | case IOMMU_DMA_OPS: | |
1868 | init_state = IOMMU_INITIALIZED; | |
1869 | break; | |
1870 | case IOMMU_INITIALIZED: | |
1871 | /* Nothing to do */ | |
1872 | break; | |
1873 | case IOMMU_NOT_FOUND: | |
1874 | case IOMMU_INIT_ERROR: | |
1875 | /* Error states => do nothing */ | |
1876 | ret = -EINVAL; | |
1877 | break; | |
1878 | default: | |
1879 | /* Unknown state */ | |
1880 | BUG(); | |
1881 | } | |
3d9761e7 | 1882 | |
2c0ae172 JR |
1883 | return ret; |
1884 | } | |
7441e9cb | 1885 | |
2c0ae172 JR |
1886 | static int __init iommu_go_to_state(enum iommu_init_state state) |
1887 | { | |
1888 | int ret = 0; | |
f5325094 | 1889 | |
2c0ae172 JR |
1890 | while (init_state != state) { |
1891 | ret = state_next(); | |
1892 | if (init_state == IOMMU_NOT_FOUND || | |
1893 | init_state == IOMMU_INIT_ERROR) | |
1894 | break; | |
1895 | } | |
f2f12b6f | 1896 | |
fe74c9cf | 1897 | return ret; |
2c0ae172 | 1898 | } |
fe74c9cf | 1899 | |
d7f07769 | 1900 | |
d7f07769 | 1901 | |
2c0ae172 JR |
1902 | /* |
1903 | * This is the core init function for AMD IOMMU hardware in the system. | |
1904 | * This function is called from the generic x86 DMA layer initialization | |
1905 | * code. | |
1906 | */ | |
1907 | static int __init amd_iommu_init(void) | |
1908 | { | |
1909 | int ret; | |
1910 | ||
1911 | ret = iommu_go_to_state(IOMMU_INITIALIZED); | |
1912 | if (ret) { | |
1913 | disable_iommus(); | |
1914 | free_on_init_error(); | |
1915 | } | |
1916 | ||
1917 | return ret; | |
fe74c9cf JR |
1918 | } |
1919 | ||
b65233a9 JR |
1920 | /**************************************************************************** |
1921 | * | |
1922 | * Early detect code. This code runs at IOMMU detection time in the DMA | |
1923 | * layer. It just looks if there is an IVRS ACPI table to detect AMD | |
1924 | * IOMMUs | |
1925 | * | |
1926 | ****************************************************************************/ | |
480125ba | 1927 | int __init amd_iommu_detect(void) |
ae7877de | 1928 | { |
2c0ae172 | 1929 | int ret; |
02f3b3f5 | 1930 | |
75f1cdf1 | 1931 | if (no_iommu || (iommu_detected && !gart_iommu_aperture)) |
480125ba | 1932 | return -ENODEV; |
ae7877de | 1933 | |
a5235725 | 1934 | if (amd_iommu_disabled) |
480125ba | 1935 | return -ENODEV; |
a5235725 | 1936 | |
2c0ae172 JR |
1937 | ret = iommu_go_to_state(IOMMU_IVRS_DETECTED); |
1938 | if (ret) | |
1939 | return ret; | |
11bd04f6 | 1940 | |
02f3b3f5 JR |
1941 | amd_iommu_detected = true; |
1942 | iommu_detected = 1; | |
1943 | x86_init.iommu.iommu_init = amd_iommu_init; | |
1944 | ||
02f3b3f5 | 1945 | return 0; |
ae7877de JR |
1946 | } |
1947 | ||
b65233a9 JR |
1948 | /**************************************************************************** |
1949 | * | |
1950 | * Parsing functions for the AMD IOMMU specific kernel command line | |
1951 | * options. | |
1952 | * | |
1953 | ****************************************************************************/ | |
1954 | ||
fefda117 JR |
1955 | static int __init parse_amd_iommu_dump(char *str) |
1956 | { | |
1957 | amd_iommu_dump = true; | |
1958 | ||
1959 | return 1; | |
1960 | } | |
1961 | ||
918ad6c5 JR |
1962 | static int __init parse_amd_iommu_options(char *str) |
1963 | { | |
1964 | for (; *str; ++str) { | |
695b5676 | 1965 | if (strncmp(str, "fullflush", 9) == 0) |
afa9fdc2 | 1966 | amd_iommu_unmap_flush = true; |
a5235725 JR |
1967 | if (strncmp(str, "off", 3) == 0) |
1968 | amd_iommu_disabled = true; | |
5abcdba4 JR |
1969 | if (strncmp(str, "force_isolation", 15) == 0) |
1970 | amd_iommu_force_isolation = true; | |
918ad6c5 JR |
1971 | } |
1972 | ||
1973 | return 1; | |
1974 | } | |
1975 | ||
fefda117 | 1976 | __setup("amd_iommu_dump", parse_amd_iommu_dump); |
918ad6c5 | 1977 | __setup("amd_iommu=", parse_amd_iommu_options); |
22e6daf4 KRW |
1978 | |
1979 | IOMMU_INIT_FINISH(amd_iommu_detect, | |
1980 | gart_iommu_hole_init, | |
98f1ad25 JR |
1981 | NULL, |
1982 | NULL); | |
400a28a0 JR |
1983 | |
1984 | bool amd_iommu_v2_supported(void) | |
1985 | { | |
1986 | return amd_iommu_v2_present; | |
1987 | } | |
1988 | EXPORT_SYMBOL(amd_iommu_v2_supported); |