]>
Commit | Line | Data |
---|---|---|
f6e916b8 TP |
1 | config IRQCHIP |
2 | def_bool y | |
3 | depends on OF_IRQ | |
4 | ||
81243e44 RH |
5 | config ARM_GIC |
6 | bool | |
7 | select IRQ_DOMAIN | |
9a1091ef | 8 | select IRQ_DOMAIN_HIERARCHY |
81243e44 RH |
9 | select MULTI_IRQ_HANDLER |
10 | ||
9c8edddf JH |
11 | config ARM_GIC_PM |
12 | bool | |
13 | depends on PM | |
14 | select ARM_GIC | |
15 | select PM_CLK | |
16 | ||
a27d21e0 LW |
17 | config ARM_GIC_MAX_NR |
18 | int | |
19 | default 2 if ARCH_REALVIEW | |
20 | default 1 | |
21 | ||
853a33ce SS |
22 | config ARM_GIC_V2M |
23 | bool | |
3ee80364 AB |
24 | depends on PCI |
25 | select ARM_GIC | |
26 | select PCI_MSI | |
853a33ce | 27 | |
81243e44 RH |
28 | config GIC_NON_BANKED |
29 | bool | |
30 | ||
021f6537 MZ |
31 | config ARM_GIC_V3 |
32 | bool | |
33 | select IRQ_DOMAIN | |
34 | select MULTI_IRQ_HANDLER | |
443acc4f | 35 | select IRQ_DOMAIN_HIERARCHY |
e3825ba1 | 36 | select PARTITION_PERCPU |
021f6537 | 37 | |
19812729 MZ |
38 | config ARM_GIC_V3_ITS |
39 | bool | |
3ee80364 AB |
40 | depends on PCI |
41 | depends on PCI_MSI | |
3f010cf1 | 42 | select ACPI_IORT if ACPI |
021f6537 | 43 | |
292ec080 UKK |
44 | config ARM_NVIC |
45 | bool | |
46 | select IRQ_DOMAIN | |
2d9f59f7 | 47 | select IRQ_DOMAIN_HIERARCHY |
292ec080 UKK |
48 | select GENERIC_IRQ_CHIP |
49 | ||
44430ec0 RH |
50 | config ARM_VIC |
51 | bool | |
52 | select IRQ_DOMAIN | |
53 | select MULTI_IRQ_HANDLER | |
54 | ||
55 | config ARM_VIC_NR | |
56 | int | |
57 | default 4 if ARCH_S5PV210 | |
44430ec0 RH |
58 | default 2 |
59 | depends on ARM_VIC | |
60 | help | |
61 | The maximum number of VICs available in the system, for | |
62 | power management. | |
63 | ||
fed6d336 TP |
64 | config ARMADA_370_XP_IRQ |
65 | bool | |
fed6d336 | 66 | select GENERIC_IRQ_CHIP |
3ee80364 | 67 | select PCI_MSI if PCI |
fed6d336 | 68 | |
e6b78f2c AT |
69 | config ALPINE_MSI |
70 | bool | |
3ee80364 AB |
71 | depends on PCI |
72 | select PCI_MSI | |
e6b78f2c | 73 | select GENERIC_IRQ_CHIP |
e6b78f2c | 74 | |
b1479ebb BB |
75 | config ATMEL_AIC_IRQ |
76 | bool | |
77 | select GENERIC_IRQ_CHIP | |
78 | select IRQ_DOMAIN | |
79 | select MULTI_IRQ_HANDLER | |
80 | select SPARSE_IRQ | |
81 | ||
82 | config ATMEL_AIC5_IRQ | |
83 | bool | |
84 | select GENERIC_IRQ_CHIP | |
85 | select IRQ_DOMAIN | |
86 | select MULTI_IRQ_HANDLER | |
87 | select SPARSE_IRQ | |
88 | ||
0509cfde RB |
89 | config I8259 |
90 | bool | |
91 | select IRQ_DOMAIN | |
92 | ||
c7c42ec2 SA |
93 | config BCM6345_L1_IRQ |
94 | bool | |
95 | select GENERIC_IRQ_CHIP | |
96 | select IRQ_DOMAIN | |
97 | ||
5f7f0317 KC |
98 | config BCM7038_L1_IRQ |
99 | bool | |
100 | select GENERIC_IRQ_CHIP | |
101 | select IRQ_DOMAIN | |
102 | ||
a4fcbb86 KC |
103 | config BCM7120_L2_IRQ |
104 | bool | |
105 | select GENERIC_IRQ_CHIP | |
106 | select IRQ_DOMAIN | |
107 | ||
7f646e92 FF |
108 | config BRCMSTB_L2_IRQ |
109 | bool | |
7f646e92 FF |
110 | select GENERIC_IRQ_CHIP |
111 | select IRQ_DOMAIN | |
112 | ||
350d71b9 SH |
113 | config DW_APB_ICTL |
114 | bool | |
e1588490 | 115 | select GENERIC_IRQ_CHIP |
350d71b9 SH |
116 | select IRQ_DOMAIN |
117 | ||
9a7c4abd M |
118 | config HISILICON_IRQ_MBIGEN |
119 | bool | |
120 | select ARM_GIC_V3 | |
121 | select ARM_GIC_V3_ITS | |
9a7c4abd | 122 | |
b6ef9161 JH |
123 | config IMGPDC_IRQ |
124 | bool | |
125 | select GENERIC_IRQ_CHIP | |
126 | select IRQ_DOMAIN | |
127 | ||
67e38cf2 RB |
128 | config IRQ_MIPS_CPU |
129 | bool | |
130 | select GENERIC_IRQ_CHIP | |
131 | select IRQ_DOMAIN | |
132 | ||
afc98d90 AS |
133 | config CLPS711X_IRQCHIP |
134 | bool | |
135 | depends on ARCH_CLPS711X | |
136 | select IRQ_DOMAIN | |
137 | select MULTI_IRQ_HANDLER | |
138 | select SPARSE_IRQ | |
139 | default y | |
140 | ||
4db8e6d2 SK |
141 | config OR1K_PIC |
142 | bool | |
143 | select IRQ_DOMAIN | |
144 | ||
8598066c FB |
145 | config OMAP_IRQCHIP |
146 | bool | |
147 | select GENERIC_IRQ_CHIP | |
148 | select IRQ_DOMAIN | |
149 | ||
9dbd90f1 SH |
150 | config ORION_IRQCHIP |
151 | bool | |
152 | select IRQ_DOMAIN | |
153 | select MULTI_IRQ_HANDLER | |
154 | ||
aaa8666a CB |
155 | config PIC32_EVIC |
156 | bool | |
157 | select GENERIC_IRQ_CHIP | |
158 | select IRQ_DOMAIN | |
159 | ||
981b58f6 | 160 | config JCORE_AIC |
3602ffde RF |
161 | bool "J-Core integrated AIC" if COMPILE_TEST |
162 | depends on OF | |
981b58f6 RF |
163 | select IRQ_DOMAIN |
164 | help | |
165 | Support for the J-Core integrated AIC. | |
166 | ||
44358048 MD |
167 | config RENESAS_INTC_IRQPIN |
168 | bool | |
169 | select IRQ_DOMAIN | |
170 | ||
fbc83b7f MD |
171 | config RENESAS_IRQC |
172 | bool | |
99c221df | 173 | select GENERIC_IRQ_CHIP |
fbc83b7f MD |
174 | select IRQ_DOMAIN |
175 | ||
07088484 LJ |
176 | config ST_IRQCHIP |
177 | bool | |
178 | select REGMAP | |
179 | select MFD_SYSCON | |
180 | help | |
181 | Enables SysCfg Controlled IRQs on STi based platforms. | |
182 | ||
4bba6689 MR |
183 | config TANGO_IRQ |
184 | bool | |
185 | select IRQ_DOMAIN | |
186 | select GENERIC_IRQ_CHIP | |
187 | ||
b06eb017 CR |
188 | config TB10X_IRQC |
189 | bool | |
190 | select IRQ_DOMAIN | |
191 | select GENERIC_IRQ_CHIP | |
192 | ||
d01f8633 DR |
193 | config TS4800_IRQ |
194 | tristate "TS-4800 IRQ controller" | |
195 | select IRQ_DOMAIN | |
0df337cf | 196 | depends on HAS_IOMEM |
d2b383dc | 197 | depends on SOC_IMX51 || COMPILE_TEST |
d01f8633 DR |
198 | help |
199 | Support for the TS-4800 FPGA IRQ controller | |
200 | ||
2389d501 LW |
201 | config VERSATILE_FPGA_IRQ |
202 | bool | |
203 | select IRQ_DOMAIN | |
204 | ||
205 | config VERSATILE_FPGA_IRQ_NR | |
206 | int | |
207 | default 4 | |
208 | depends on VERSATILE_FPGA_IRQ | |
26a8e96a MF |
209 | |
210 | config XTENSA_MX | |
211 | bool | |
212 | select IRQ_DOMAIN | |
96ca848e S |
213 | |
214 | config IRQ_CROSSBAR | |
215 | bool | |
216 | help | |
f54619f2 | 217 | Support for a CROSSBAR ip that precedes the main interrupt controller. |
96ca848e S |
218 | The primary irqchip invokes the crossbar's callback which inturn allocates |
219 | a free irq and configures the IP. Thus the peripheral interrupts are | |
220 | routed to one of the free irqchip interrupt lines. | |
89323f8c GS |
221 | |
222 | config KEYSTONE_IRQ | |
223 | tristate "Keystone 2 IRQ controller IP" | |
224 | depends on ARCH_KEYSTONE | |
225 | help | |
226 | Support for Texas Instruments Keystone 2 IRQ controller IP which | |
227 | is part of the Keystone 2 IPC mechanism | |
8a19b8f1 AB |
228 | |
229 | config MIPS_GIC | |
230 | bool | |
bb11cff3 | 231 | select GENERIC_IRQ_IPI |
2af70a96 | 232 | select IRQ_DOMAIN_HIERARCHY |
8a19b8f1 | 233 | select MIPS_CM |
8a764482 | 234 | |
44e08e70 PB |
235 | config INGENIC_IRQ |
236 | bool | |
237 | depends on MACH_INGENIC | |
238 | default y | |
78c10e55 | 239 | |
8a764482 YS |
240 | config RENESAS_H8300H_INTC |
241 | bool | |
242 | select IRQ_DOMAIN | |
243 | ||
244 | config RENESAS_H8S_INTC | |
245 | bool | |
78c10e55 | 246 | select IRQ_DOMAIN |
e324c4dc SW |
247 | |
248 | config IMX_GPCV2 | |
249 | bool | |
250 | select IRQ_DOMAIN | |
251 | help | |
252 | Enables the wakeup IRQs for IMX platforms with GPCv2 block | |
7e4ac676 OR |
253 | |
254 | config IRQ_MXS | |
255 | def_bool y if MACH_ASM9260 || ARCH_MXS | |
256 | select IRQ_DOMAIN | |
257 | select STMP_DEVICE | |
c27f29bb TP |
258 | |
259 | config MVEBU_ODMI | |
260 | bool | |
9e2c986c | 261 | |
a109893b TP |
262 | config MVEBU_PIC |
263 | bool | |
264 | ||
b8f3ebe6 ML |
265 | config LS_SCFG_MSI |
266 | def_bool y if SOC_LS1021A || ARCH_LAYERSCAPE | |
267 | depends on PCI && PCI_MSI | |
b8f3ebe6 | 268 | |
9e2c986c MZ |
269 | config PARTITION_PERCPU |
270 | bool | |
0efacbba | 271 | |
44df427c NC |
272 | config EZNPS_GIC |
273 | bool "NPS400 Global Interrupt Manager (GIM)" | |
ffd565e3 | 274 | depends on ARC || (COMPILE_TEST && !64BIT) |
44df427c NC |
275 | select IRQ_DOMAIN |
276 | help | |
277 | Support the EZchip NPS400 global interrupt controller | |
e0720416 AT |
278 | |
279 | config STM32_EXTI | |
280 | bool | |
281 | select IRQ_DOMAIN |