]>
Commit | Line | Data |
---|---|---|
2299c49d SH |
1 | /* |
2 | * This file is subject to the terms and conditions of the GNU General Public | |
3 | * License. See the file "COPYING" in the main directory of this archive | |
4 | * for more details. | |
5 | * | |
6 | * Copyright (C) 2008 Ralf Baechle (ralf@linux-mips.org) | |
7 | * Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved. | |
8 | */ | |
39b8d525 | 9 | #include <linux/bitmap.h> |
fb8f7be1 | 10 | #include <linux/clocksource.h> |
39b8d525 | 11 | #include <linux/init.h> |
18743d27 | 12 | #include <linux/interrupt.h> |
fb8f7be1 | 13 | #include <linux/irq.h> |
4060bbe9 | 14 | #include <linux/irqchip/mips-gic.h> |
a7057270 | 15 | #include <linux/of_address.h> |
18743d27 | 16 | #include <linux/sched.h> |
631330f5 | 17 | #include <linux/smp.h> |
39b8d525 | 18 | |
a7057270 | 19 | #include <asm/mips-cm.h> |
98b67c37 SH |
20 | #include <asm/setup.h> |
21 | #include <asm/traps.h> | |
39b8d525 | 22 | |
a7057270 AB |
23 | #include <dt-bindings/interrupt-controller/mips-gic.h> |
24 | ||
25 | #include "irqchip.h" | |
26 | ||
ff86714f | 27 | unsigned int gic_present; |
98b67c37 | 28 | |
822350bc | 29 | struct gic_pcpu_mask { |
fbd55241 | 30 | DECLARE_BITMAP(pcpu_mask, GIC_MAX_INTRS); |
822350bc JD |
31 | }; |
32 | ||
5f68fea0 | 33 | static void __iomem *gic_base; |
0b271f56 | 34 | static struct gic_pcpu_mask pcpu_masks[NR_CPUS]; |
95150ae8 | 35 | static DEFINE_SPINLOCK(gic_lock); |
c49581a4 | 36 | static struct irq_domain *gic_irq_domain; |
fbd55241 | 37 | static int gic_shared_intrs; |
e9de688d | 38 | static int gic_vpes; |
3263d085 | 39 | static unsigned int gic_cpu_pin; |
1b6af71a | 40 | static unsigned int timer_cpu_pin; |
4a6a3ea3 | 41 | static struct irq_chip gic_level_irq_controller, gic_edge_irq_controller; |
39b8d525 | 42 | |
18743d27 AB |
43 | static void __gic_irq_dispatch(void); |
44 | ||
5f68fea0 AB |
45 | static inline unsigned int gic_read(unsigned int reg) |
46 | { | |
47 | return __raw_readl(gic_base + reg); | |
48 | } | |
49 | ||
50 | static inline void gic_write(unsigned int reg, unsigned int val) | |
51 | { | |
52 | __raw_writel(val, gic_base + reg); | |
53 | } | |
54 | ||
55 | static inline void gic_update_bits(unsigned int reg, unsigned int mask, | |
56 | unsigned int val) | |
57 | { | |
58 | unsigned int regval; | |
59 | ||
60 | regval = gic_read(reg); | |
61 | regval &= ~mask; | |
62 | regval |= val; | |
63 | gic_write(reg, regval); | |
64 | } | |
65 | ||
66 | static inline void gic_reset_mask(unsigned int intr) | |
67 | { | |
68 | gic_write(GIC_REG(SHARED, GIC_SH_RMASK) + GIC_INTR_OFS(intr), | |
69 | 1 << GIC_INTR_BIT(intr)); | |
70 | } | |
71 | ||
72 | static inline void gic_set_mask(unsigned int intr) | |
73 | { | |
74 | gic_write(GIC_REG(SHARED, GIC_SH_SMASK) + GIC_INTR_OFS(intr), | |
75 | 1 << GIC_INTR_BIT(intr)); | |
76 | } | |
77 | ||
78 | static inline void gic_set_polarity(unsigned int intr, unsigned int pol) | |
79 | { | |
80 | gic_update_bits(GIC_REG(SHARED, GIC_SH_SET_POLARITY) + | |
81 | GIC_INTR_OFS(intr), 1 << GIC_INTR_BIT(intr), | |
82 | pol << GIC_INTR_BIT(intr)); | |
83 | } | |
84 | ||
85 | static inline void gic_set_trigger(unsigned int intr, unsigned int trig) | |
86 | { | |
87 | gic_update_bits(GIC_REG(SHARED, GIC_SH_SET_TRIGGER) + | |
88 | GIC_INTR_OFS(intr), 1 << GIC_INTR_BIT(intr), | |
89 | trig << GIC_INTR_BIT(intr)); | |
90 | } | |
91 | ||
92 | static inline void gic_set_dual_edge(unsigned int intr, unsigned int dual) | |
93 | { | |
94 | gic_update_bits(GIC_REG(SHARED, GIC_SH_SET_DUAL) + GIC_INTR_OFS(intr), | |
95 | 1 << GIC_INTR_BIT(intr), | |
96 | dual << GIC_INTR_BIT(intr)); | |
97 | } | |
98 | ||
99 | static inline void gic_map_to_pin(unsigned int intr, unsigned int pin) | |
100 | { | |
101 | gic_write(GIC_REG(SHARED, GIC_SH_INTR_MAP_TO_PIN_BASE) + | |
102 | GIC_SH_MAP_TO_PIN(intr), GIC_MAP_TO_PIN_MSK | pin); | |
103 | } | |
104 | ||
105 | static inline void gic_map_to_vpe(unsigned int intr, unsigned int vpe) | |
106 | { | |
107 | gic_write(GIC_REG(SHARED, GIC_SH_INTR_MAP_TO_VPE_BASE) + | |
108 | GIC_SH_MAP_TO_VPE_REG_OFF(intr, vpe), | |
109 | GIC_SH_MAP_TO_VPE_REG_BIT(vpe)); | |
110 | } | |
111 | ||
a331ce63 | 112 | #ifdef CONFIG_CLKSRC_MIPS_GIC |
dfa762e1 SH |
113 | cycle_t gic_read_count(void) |
114 | { | |
115 | unsigned int hi, hi2, lo; | |
116 | ||
117 | do { | |
5f68fea0 AB |
118 | hi = gic_read(GIC_REG(SHARED, GIC_SH_COUNTER_63_32)); |
119 | lo = gic_read(GIC_REG(SHARED, GIC_SH_COUNTER_31_00)); | |
120 | hi2 = gic_read(GIC_REG(SHARED, GIC_SH_COUNTER_63_32)); | |
dfa762e1 SH |
121 | } while (hi2 != hi); |
122 | ||
123 | return (((cycle_t) hi) << 32) + lo; | |
124 | } | |
0ab2b7d0 | 125 | |
387904ff AB |
126 | unsigned int gic_get_count_width(void) |
127 | { | |
128 | unsigned int bits, config; | |
129 | ||
5f68fea0 | 130 | config = gic_read(GIC_REG(SHARED, GIC_SH_CONFIG)); |
387904ff AB |
131 | bits = 32 + 4 * ((config & GIC_SH_CONFIG_COUNTBITS_MSK) >> |
132 | GIC_SH_CONFIG_COUNTBITS_SHF); | |
133 | ||
134 | return bits; | |
135 | } | |
136 | ||
0ab2b7d0 RG |
137 | void gic_write_compare(cycle_t cnt) |
138 | { | |
5f68fea0 | 139 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_COMPARE_HI), |
0ab2b7d0 | 140 | (int)(cnt >> 32)); |
5f68fea0 | 141 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_COMPARE_LO), |
0ab2b7d0 RG |
142 | (int)(cnt & 0xffffffff)); |
143 | } | |
144 | ||
414408d0 PB |
145 | void gic_write_cpu_compare(cycle_t cnt, int cpu) |
146 | { | |
147 | unsigned long flags; | |
148 | ||
149 | local_irq_save(flags); | |
150 | ||
5f68fea0 AB |
151 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_OTHER_ADDR), cpu); |
152 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_COMPARE_HI), | |
414408d0 | 153 | (int)(cnt >> 32)); |
5f68fea0 | 154 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_COMPARE_LO), |
414408d0 PB |
155 | (int)(cnt & 0xffffffff)); |
156 | ||
157 | local_irq_restore(flags); | |
158 | } | |
159 | ||
0ab2b7d0 RG |
160 | cycle_t gic_read_compare(void) |
161 | { | |
162 | unsigned int hi, lo; | |
163 | ||
5f68fea0 AB |
164 | hi = gic_read(GIC_REG(VPE_LOCAL, GIC_VPE_COMPARE_HI)); |
165 | lo = gic_read(GIC_REG(VPE_LOCAL, GIC_VPE_COMPARE_LO)); | |
0ab2b7d0 RG |
166 | |
167 | return (((cycle_t) hi) << 32) + lo; | |
168 | } | |
8fa4b930 MC |
169 | |
170 | void gic_start_count(void) | |
171 | { | |
172 | u32 gicconfig; | |
173 | ||
174 | /* Start the counter */ | |
175 | gicconfig = gic_read(GIC_REG(SHARED, GIC_SH_CONFIG)); | |
176 | gicconfig &= ~(1 << GIC_SH_CONFIG_COUNTSTOP_SHF); | |
177 | gic_write(GIC_REG(SHARED, GIC_SH_CONFIG), gicconfig); | |
178 | } | |
179 | ||
180 | void gic_stop_count(void) | |
181 | { | |
182 | u32 gicconfig; | |
183 | ||
184 | /* Stop the counter */ | |
185 | gicconfig = gic_read(GIC_REG(SHARED, GIC_SH_CONFIG)); | |
186 | gicconfig |= 1 << GIC_SH_CONFIG_COUNTSTOP_SHF; | |
187 | gic_write(GIC_REG(SHARED, GIC_SH_CONFIG), gicconfig); | |
188 | } | |
189 | ||
dfa762e1 SH |
190 | #endif |
191 | ||
e9de688d AB |
192 | static bool gic_local_irq_is_routable(int intr) |
193 | { | |
194 | u32 vpe_ctl; | |
195 | ||
196 | /* All local interrupts are routable in EIC mode. */ | |
197 | if (cpu_has_veic) | |
198 | return true; | |
199 | ||
5f68fea0 | 200 | vpe_ctl = gic_read(GIC_REG(VPE_LOCAL, GIC_VPE_CTL)); |
e9de688d AB |
201 | switch (intr) { |
202 | case GIC_LOCAL_INT_TIMER: | |
203 | return vpe_ctl & GIC_VPE_CTL_TIMER_RTBL_MSK; | |
204 | case GIC_LOCAL_INT_PERFCTR: | |
205 | return vpe_ctl & GIC_VPE_CTL_PERFCNT_RTBL_MSK; | |
206 | case GIC_LOCAL_INT_FDC: | |
207 | return vpe_ctl & GIC_VPE_CTL_FDC_RTBL_MSK; | |
208 | case GIC_LOCAL_INT_SWINT0: | |
209 | case GIC_LOCAL_INT_SWINT1: | |
210 | return vpe_ctl & GIC_VPE_CTL_SWINT_RTBL_MSK; | |
211 | default: | |
212 | return true; | |
213 | } | |
214 | } | |
215 | ||
3263d085 | 216 | static void gic_bind_eic_interrupt(int irq, int set) |
98b67c37 SH |
217 | { |
218 | /* Convert irq vector # to hw int # */ | |
219 | irq -= GIC_PIN_TO_VEC_OFFSET; | |
220 | ||
221 | /* Set irq to use shadow set */ | |
5f68fea0 AB |
222 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_EIC_SHADOW_SET_BASE) + |
223 | GIC_VPE_EIC_SS(irq), set); | |
98b67c37 SH |
224 | } |
225 | ||
39b8d525 RB |
226 | void gic_send_ipi(unsigned int intr) |
227 | { | |
53a7bc81 | 228 | gic_write(GIC_REG(SHARED, GIC_SH_WEDGE), GIC_SH_WEDGE_SET(intr)); |
39b8d525 RB |
229 | } |
230 | ||
e9de688d AB |
231 | int gic_get_c0_compare_int(void) |
232 | { | |
233 | if (!gic_local_irq_is_routable(GIC_LOCAL_INT_TIMER)) | |
234 | return MIPS_CPU_IRQ_BASE + cp0_compare_irq; | |
235 | return irq_create_mapping(gic_irq_domain, | |
236 | GIC_LOCAL_TO_HWIRQ(GIC_LOCAL_INT_TIMER)); | |
237 | } | |
238 | ||
239 | int gic_get_c0_perfcount_int(void) | |
240 | { | |
241 | if (!gic_local_irq_is_routable(GIC_LOCAL_INT_PERFCTR)) { | |
7e3e6cb2 | 242 | /* Is the performance counter shared with the timer? */ |
e9de688d AB |
243 | if (cp0_perfcount_irq < 0) |
244 | return -1; | |
245 | return MIPS_CPU_IRQ_BASE + cp0_perfcount_irq; | |
246 | } | |
247 | return irq_create_mapping(gic_irq_domain, | |
248 | GIC_LOCAL_TO_HWIRQ(GIC_LOCAL_INT_PERFCTR)); | |
249 | } | |
250 | ||
6429e2b6 JH |
251 | int gic_get_c0_fdc_int(void) |
252 | { | |
253 | if (!gic_local_irq_is_routable(GIC_LOCAL_INT_FDC)) { | |
254 | /* Is the FDC IRQ even present? */ | |
255 | if (cp0_fdc_irq < 0) | |
256 | return -1; | |
257 | return MIPS_CPU_IRQ_BASE + cp0_fdc_irq; | |
258 | } | |
259 | ||
260 | /* | |
261 | * Some cores claim the FDC is routable but it doesn't actually seem to | |
262 | * be connected. | |
263 | */ | |
264 | switch (current_cpu_type()) { | |
265 | case CPU_INTERAPTIV: | |
266 | case CPU_PROAPTIV: | |
267 | return -1; | |
268 | } | |
269 | ||
270 | return irq_create_mapping(gic_irq_domain, | |
271 | GIC_LOCAL_TO_HWIRQ(GIC_LOCAL_INT_FDC)); | |
272 | } | |
273 | ||
d7eb4f2e | 274 | static void gic_handle_shared_int(void) |
39b8d525 | 275 | { |
d7eb4f2e | 276 | unsigned int i, intr, virq; |
8f5ee79c | 277 | unsigned long *pcpu_mask; |
5f68fea0 | 278 | unsigned long pending_reg, intrmask_reg; |
8f5ee79c AB |
279 | DECLARE_BITMAP(pending, GIC_MAX_INTRS); |
280 | DECLARE_BITMAP(intrmask, GIC_MAX_INTRS); | |
39b8d525 RB |
281 | |
282 | /* Get per-cpu bitmaps */ | |
39b8d525 RB |
283 | pcpu_mask = pcpu_masks[smp_processor_id()].pcpu_mask; |
284 | ||
824f3f7f AB |
285 | pending_reg = GIC_REG(SHARED, GIC_SH_PEND); |
286 | intrmask_reg = GIC_REG(SHARED, GIC_SH_MASK); | |
39b8d525 | 287 | |
fbd55241 | 288 | for (i = 0; i < BITS_TO_LONGS(gic_shared_intrs); i++) { |
5f68fea0 AB |
289 | pending[i] = gic_read(pending_reg); |
290 | intrmask[i] = gic_read(intrmask_reg); | |
291 | pending_reg += 0x4; | |
292 | intrmask_reg += 0x4; | |
39b8d525 RB |
293 | } |
294 | ||
fbd55241 AB |
295 | bitmap_and(pending, pending, intrmask, gic_shared_intrs); |
296 | bitmap_and(pending, pending, pcpu_mask, gic_shared_intrs); | |
39b8d525 | 297 | |
d7eb4f2e QY |
298 | intr = find_first_bit(pending, gic_shared_intrs); |
299 | while (intr != gic_shared_intrs) { | |
300 | virq = irq_linear_revmap(gic_irq_domain, | |
301 | GIC_SHARED_TO_HWIRQ(intr)); | |
302 | do_IRQ(virq); | |
303 | ||
304 | /* go to next pending bit */ | |
305 | bitmap_clear(pending, intr, 1); | |
306 | intr = find_first_bit(pending, gic_shared_intrs); | |
307 | } | |
39b8d525 RB |
308 | } |
309 | ||
161d049e | 310 | static void gic_mask_irq(struct irq_data *d) |
39b8d525 | 311 | { |
5f68fea0 | 312 | gic_reset_mask(GIC_HWIRQ_TO_SHARED(d->hwirq)); |
39b8d525 RB |
313 | } |
314 | ||
161d049e | 315 | static void gic_unmask_irq(struct irq_data *d) |
39b8d525 | 316 | { |
5f68fea0 | 317 | gic_set_mask(GIC_HWIRQ_TO_SHARED(d->hwirq)); |
39b8d525 RB |
318 | } |
319 | ||
5561c9e4 AB |
320 | static void gic_ack_irq(struct irq_data *d) |
321 | { | |
e9de688d | 322 | unsigned int irq = GIC_HWIRQ_TO_SHARED(d->hwirq); |
c49581a4 | 323 | |
53a7bc81 | 324 | gic_write(GIC_REG(SHARED, GIC_SH_WEDGE), GIC_SH_WEDGE_CLR(irq)); |
5561c9e4 AB |
325 | } |
326 | ||
95150ae8 AB |
327 | static int gic_set_type(struct irq_data *d, unsigned int type) |
328 | { | |
e9de688d | 329 | unsigned int irq = GIC_HWIRQ_TO_SHARED(d->hwirq); |
95150ae8 AB |
330 | unsigned long flags; |
331 | bool is_edge; | |
332 | ||
333 | spin_lock_irqsave(&gic_lock, flags); | |
334 | switch (type & IRQ_TYPE_SENSE_MASK) { | |
335 | case IRQ_TYPE_EDGE_FALLING: | |
5f68fea0 AB |
336 | gic_set_polarity(irq, GIC_POL_NEG); |
337 | gic_set_trigger(irq, GIC_TRIG_EDGE); | |
338 | gic_set_dual_edge(irq, GIC_TRIG_DUAL_DISABLE); | |
95150ae8 AB |
339 | is_edge = true; |
340 | break; | |
341 | case IRQ_TYPE_EDGE_RISING: | |
5f68fea0 AB |
342 | gic_set_polarity(irq, GIC_POL_POS); |
343 | gic_set_trigger(irq, GIC_TRIG_EDGE); | |
344 | gic_set_dual_edge(irq, GIC_TRIG_DUAL_DISABLE); | |
95150ae8 AB |
345 | is_edge = true; |
346 | break; | |
347 | case IRQ_TYPE_EDGE_BOTH: | |
348 | /* polarity is irrelevant in this case */ | |
5f68fea0 AB |
349 | gic_set_trigger(irq, GIC_TRIG_EDGE); |
350 | gic_set_dual_edge(irq, GIC_TRIG_DUAL_ENABLE); | |
95150ae8 AB |
351 | is_edge = true; |
352 | break; | |
353 | case IRQ_TYPE_LEVEL_LOW: | |
5f68fea0 AB |
354 | gic_set_polarity(irq, GIC_POL_NEG); |
355 | gic_set_trigger(irq, GIC_TRIG_LEVEL); | |
356 | gic_set_dual_edge(irq, GIC_TRIG_DUAL_DISABLE); | |
95150ae8 AB |
357 | is_edge = false; |
358 | break; | |
359 | case IRQ_TYPE_LEVEL_HIGH: | |
360 | default: | |
5f68fea0 AB |
361 | gic_set_polarity(irq, GIC_POL_POS); |
362 | gic_set_trigger(irq, GIC_TRIG_LEVEL); | |
363 | gic_set_dual_edge(irq, GIC_TRIG_DUAL_DISABLE); | |
95150ae8 AB |
364 | is_edge = false; |
365 | break; | |
366 | } | |
367 | ||
368 | if (is_edge) { | |
4a6a3ea3 AB |
369 | __irq_set_chip_handler_name_locked(d->irq, |
370 | &gic_edge_irq_controller, | |
371 | handle_edge_irq, NULL); | |
95150ae8 | 372 | } else { |
4a6a3ea3 AB |
373 | __irq_set_chip_handler_name_locked(d->irq, |
374 | &gic_level_irq_controller, | |
375 | handle_level_irq, NULL); | |
95150ae8 AB |
376 | } |
377 | spin_unlock_irqrestore(&gic_lock, flags); | |
39b8d525 | 378 | |
95150ae8 AB |
379 | return 0; |
380 | } | |
381 | ||
382 | #ifdef CONFIG_SMP | |
161d049e TG |
383 | static int gic_set_affinity(struct irq_data *d, const struct cpumask *cpumask, |
384 | bool force) | |
39b8d525 | 385 | { |
e9de688d | 386 | unsigned int irq = GIC_HWIRQ_TO_SHARED(d->hwirq); |
39b8d525 RB |
387 | cpumask_t tmp = CPU_MASK_NONE; |
388 | unsigned long flags; | |
389 | int i; | |
390 | ||
0de26520 | 391 | cpumask_and(&tmp, cpumask, cpu_online_mask); |
f9b531fe | 392 | if (cpumask_empty(&tmp)) |
14d160ab | 393 | return -EINVAL; |
39b8d525 RB |
394 | |
395 | /* Assumption : cpumask refers to a single CPU */ | |
396 | spin_lock_irqsave(&gic_lock, flags); | |
39b8d525 | 397 | |
c214c035 | 398 | /* Re-route this IRQ */ |
f9b531fe | 399 | gic_map_to_vpe(irq, cpumask_first(&tmp)); |
c214c035 TW |
400 | |
401 | /* Update the pcpu_masks */ | |
402 | for (i = 0; i < NR_CPUS; i++) | |
403 | clear_bit(irq, pcpu_masks[i].pcpu_mask); | |
f9b531fe | 404 | set_bit(irq, pcpu_masks[cpumask_first(&tmp)].pcpu_mask); |
39b8d525 | 405 | |
161d049e | 406 | cpumask_copy(d->affinity, cpumask); |
39b8d525 RB |
407 | spin_unlock_irqrestore(&gic_lock, flags); |
408 | ||
161d049e | 409 | return IRQ_SET_MASK_OK_NOCOPY; |
39b8d525 RB |
410 | } |
411 | #endif | |
412 | ||
4a6a3ea3 AB |
413 | static struct irq_chip gic_level_irq_controller = { |
414 | .name = "MIPS GIC", | |
415 | .irq_mask = gic_mask_irq, | |
416 | .irq_unmask = gic_unmask_irq, | |
417 | .irq_set_type = gic_set_type, | |
418 | #ifdef CONFIG_SMP | |
419 | .irq_set_affinity = gic_set_affinity, | |
420 | #endif | |
421 | }; | |
422 | ||
423 | static struct irq_chip gic_edge_irq_controller = { | |
161d049e | 424 | .name = "MIPS GIC", |
5561c9e4 | 425 | .irq_ack = gic_ack_irq, |
161d049e | 426 | .irq_mask = gic_mask_irq, |
161d049e | 427 | .irq_unmask = gic_unmask_irq, |
95150ae8 | 428 | .irq_set_type = gic_set_type, |
39b8d525 | 429 | #ifdef CONFIG_SMP |
161d049e | 430 | .irq_set_affinity = gic_set_affinity, |
39b8d525 RB |
431 | #endif |
432 | }; | |
433 | ||
d7eb4f2e | 434 | static void gic_handle_local_int(void) |
e9de688d AB |
435 | { |
436 | unsigned long pending, masked; | |
d7eb4f2e | 437 | unsigned int intr, virq; |
e9de688d | 438 | |
5f68fea0 AB |
439 | pending = gic_read(GIC_REG(VPE_LOCAL, GIC_VPE_PEND)); |
440 | masked = gic_read(GIC_REG(VPE_LOCAL, GIC_VPE_MASK)); | |
e9de688d AB |
441 | |
442 | bitmap_and(&pending, &pending, &masked, GIC_NUM_LOCAL_INTRS); | |
443 | ||
d7eb4f2e QY |
444 | intr = find_first_bit(&pending, GIC_NUM_LOCAL_INTRS); |
445 | while (intr != GIC_NUM_LOCAL_INTRS) { | |
446 | virq = irq_linear_revmap(gic_irq_domain, | |
447 | GIC_LOCAL_TO_HWIRQ(intr)); | |
448 | do_IRQ(virq); | |
449 | ||
450 | /* go to next pending bit */ | |
451 | bitmap_clear(&pending, intr, 1); | |
452 | intr = find_first_bit(&pending, GIC_NUM_LOCAL_INTRS); | |
453 | } | |
e9de688d AB |
454 | } |
455 | ||
456 | static void gic_mask_local_irq(struct irq_data *d) | |
457 | { | |
458 | int intr = GIC_HWIRQ_TO_LOCAL(d->hwirq); | |
459 | ||
5f68fea0 | 460 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_RMASK), 1 << intr); |
e9de688d AB |
461 | } |
462 | ||
463 | static void gic_unmask_local_irq(struct irq_data *d) | |
464 | { | |
465 | int intr = GIC_HWIRQ_TO_LOCAL(d->hwirq); | |
466 | ||
5f68fea0 | 467 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_SMASK), 1 << intr); |
e9de688d AB |
468 | } |
469 | ||
470 | static struct irq_chip gic_local_irq_controller = { | |
471 | .name = "MIPS GIC Local", | |
472 | .irq_mask = gic_mask_local_irq, | |
473 | .irq_unmask = gic_unmask_local_irq, | |
474 | }; | |
475 | ||
476 | static void gic_mask_local_irq_all_vpes(struct irq_data *d) | |
477 | { | |
478 | int intr = GIC_HWIRQ_TO_LOCAL(d->hwirq); | |
479 | int i; | |
480 | unsigned long flags; | |
481 | ||
482 | spin_lock_irqsave(&gic_lock, flags); | |
483 | for (i = 0; i < gic_vpes; i++) { | |
5f68fea0 AB |
484 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_OTHER_ADDR), i); |
485 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_RMASK), 1 << intr); | |
e9de688d AB |
486 | } |
487 | spin_unlock_irqrestore(&gic_lock, flags); | |
488 | } | |
489 | ||
490 | static void gic_unmask_local_irq_all_vpes(struct irq_data *d) | |
491 | { | |
492 | int intr = GIC_HWIRQ_TO_LOCAL(d->hwirq); | |
493 | int i; | |
494 | unsigned long flags; | |
495 | ||
496 | spin_lock_irqsave(&gic_lock, flags); | |
497 | for (i = 0; i < gic_vpes; i++) { | |
5f68fea0 AB |
498 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_OTHER_ADDR), i); |
499 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_SMASK), 1 << intr); | |
e9de688d AB |
500 | } |
501 | spin_unlock_irqrestore(&gic_lock, flags); | |
502 | } | |
503 | ||
504 | static struct irq_chip gic_all_vpes_local_irq_controller = { | |
505 | .name = "MIPS GIC Local", | |
506 | .irq_mask = gic_mask_local_irq_all_vpes, | |
507 | .irq_unmask = gic_unmask_local_irq_all_vpes, | |
508 | }; | |
509 | ||
18743d27 | 510 | static void __gic_irq_dispatch(void) |
39b8d525 | 511 | { |
d7eb4f2e QY |
512 | gic_handle_local_int(); |
513 | gic_handle_shared_int(); | |
18743d27 | 514 | } |
39b8d525 | 515 | |
18743d27 AB |
516 | static void gic_irq_dispatch(unsigned int irq, struct irq_desc *desc) |
517 | { | |
518 | __gic_irq_dispatch(); | |
519 | } | |
520 | ||
521 | #ifdef CONFIG_MIPS_GIC_IPI | |
522 | static int gic_resched_int_base; | |
523 | static int gic_call_int_base; | |
524 | ||
525 | unsigned int plat_ipi_resched_int_xlate(unsigned int cpu) | |
526 | { | |
527 | return gic_resched_int_base + cpu; | |
528 | } | |
39b8d525 | 529 | |
18743d27 AB |
530 | unsigned int plat_ipi_call_int_xlate(unsigned int cpu) |
531 | { | |
532 | return gic_call_int_base + cpu; | |
533 | } | |
39b8d525 | 534 | |
18743d27 AB |
535 | static irqreturn_t ipi_resched_interrupt(int irq, void *dev_id) |
536 | { | |
537 | scheduler_ipi(); | |
538 | ||
539 | return IRQ_HANDLED; | |
540 | } | |
541 | ||
542 | static irqreturn_t ipi_call_interrupt(int irq, void *dev_id) | |
543 | { | |
544 | smp_call_function_interrupt(); | |
545 | ||
546 | return IRQ_HANDLED; | |
547 | } | |
b0a88ae5 | 548 | |
18743d27 AB |
549 | static struct irqaction irq_resched = { |
550 | .handler = ipi_resched_interrupt, | |
551 | .flags = IRQF_PERCPU, | |
552 | .name = "IPI resched" | |
553 | }; | |
554 | ||
555 | static struct irqaction irq_call = { | |
556 | .handler = ipi_call_interrupt, | |
557 | .flags = IRQF_PERCPU, | |
558 | .name = "IPI call" | |
559 | }; | |
560 | ||
561 | static __init void gic_ipi_init_one(unsigned int intr, int cpu, | |
562 | struct irqaction *action) | |
563 | { | |
e9de688d AB |
564 | int virq = irq_create_mapping(gic_irq_domain, |
565 | GIC_SHARED_TO_HWIRQ(intr)); | |
18743d27 AB |
566 | int i; |
567 | ||
5f68fea0 | 568 | gic_map_to_vpe(intr, cpu); |
c49581a4 AB |
569 | for (i = 0; i < NR_CPUS; i++) |
570 | clear_bit(intr, pcpu_masks[i].pcpu_mask); | |
b0a88ae5 JD |
571 | set_bit(intr, pcpu_masks[cpu].pcpu_mask); |
572 | ||
18743d27 AB |
573 | irq_set_irq_type(virq, IRQ_TYPE_EDGE_RISING); |
574 | ||
575 | irq_set_handler(virq, handle_percpu_irq); | |
576 | setup_irq(virq, action); | |
39b8d525 RB |
577 | } |
578 | ||
18743d27 | 579 | static __init void gic_ipi_init(void) |
39b8d525 | 580 | { |
18743d27 AB |
581 | int i; |
582 | ||
583 | /* Use last 2 * NR_CPUS interrupts as IPIs */ | |
fbd55241 | 584 | gic_resched_int_base = gic_shared_intrs - nr_cpu_ids; |
18743d27 AB |
585 | gic_call_int_base = gic_resched_int_base - nr_cpu_ids; |
586 | ||
587 | for (i = 0; i < nr_cpu_ids; i++) { | |
588 | gic_ipi_init_one(gic_call_int_base + i, i, &irq_call); | |
589 | gic_ipi_init_one(gic_resched_int_base + i, i, &irq_resched); | |
590 | } | |
591 | } | |
592 | #else | |
593 | static inline void gic_ipi_init(void) | |
594 | { | |
595 | } | |
596 | #endif | |
597 | ||
e9de688d | 598 | static void __init gic_basic_init(void) |
18743d27 AB |
599 | { |
600 | unsigned int i; | |
98b67c37 SH |
601 | |
602 | board_bind_eic_interrupt = &gic_bind_eic_interrupt; | |
39b8d525 RB |
603 | |
604 | /* Setup defaults */ | |
fbd55241 | 605 | for (i = 0; i < gic_shared_intrs; i++) { |
5f68fea0 AB |
606 | gic_set_polarity(i, GIC_POL_POS); |
607 | gic_set_trigger(i, GIC_TRIG_LEVEL); | |
608 | gic_reset_mask(i); | |
39b8d525 RB |
609 | } |
610 | ||
e9de688d AB |
611 | for (i = 0; i < gic_vpes; i++) { |
612 | unsigned int j; | |
613 | ||
5f68fea0 | 614 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_OTHER_ADDR), i); |
e9de688d AB |
615 | for (j = 0; j < GIC_NUM_LOCAL_INTRS; j++) { |
616 | if (!gic_local_irq_is_routable(j)) | |
617 | continue; | |
5f68fea0 | 618 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_RMASK), 1 << j); |
e9de688d AB |
619 | } |
620 | } | |
39b8d525 RB |
621 | } |
622 | ||
e9de688d AB |
623 | static int gic_local_irq_domain_map(struct irq_domain *d, unsigned int virq, |
624 | irq_hw_number_t hw) | |
c49581a4 | 625 | { |
e9de688d AB |
626 | int intr = GIC_HWIRQ_TO_LOCAL(hw); |
627 | int ret = 0; | |
628 | int i; | |
629 | unsigned long flags; | |
630 | ||
631 | if (!gic_local_irq_is_routable(intr)) | |
632 | return -EPERM; | |
633 | ||
634 | /* | |
635 | * HACK: These are all really percpu interrupts, but the rest | |
636 | * of the MIPS kernel code does not use the percpu IRQ API for | |
637 | * the CP0 timer and performance counter interrupts. | |
638 | */ | |
b720fd8b JH |
639 | switch (intr) { |
640 | case GIC_LOCAL_INT_TIMER: | |
641 | case GIC_LOCAL_INT_PERFCTR: | |
642 | case GIC_LOCAL_INT_FDC: | |
643 | irq_set_chip_and_handler(virq, | |
644 | &gic_all_vpes_local_irq_controller, | |
645 | handle_percpu_irq); | |
646 | break; | |
647 | default: | |
e9de688d AB |
648 | irq_set_chip_and_handler(virq, |
649 | &gic_local_irq_controller, | |
650 | handle_percpu_devid_irq); | |
651 | irq_set_percpu_devid(virq); | |
b720fd8b | 652 | break; |
e9de688d AB |
653 | } |
654 | ||
655 | spin_lock_irqsave(&gic_lock, flags); | |
656 | for (i = 0; i < gic_vpes; i++) { | |
657 | u32 val = GIC_MAP_TO_PIN_MSK | gic_cpu_pin; | |
658 | ||
5f68fea0 | 659 | gic_write(GIC_REG(VPE_LOCAL, GIC_VPE_OTHER_ADDR), i); |
e9de688d AB |
660 | |
661 | switch (intr) { | |
662 | case GIC_LOCAL_INT_WD: | |
5f68fea0 | 663 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_WD_MAP), val); |
e9de688d AB |
664 | break; |
665 | case GIC_LOCAL_INT_COMPARE: | |
5f68fea0 | 666 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_COMPARE_MAP), val); |
e9de688d AB |
667 | break; |
668 | case GIC_LOCAL_INT_TIMER: | |
1b6af71a JH |
669 | /* CONFIG_MIPS_CMP workaround (see __gic_init) */ |
670 | val = GIC_MAP_TO_PIN_MSK | timer_cpu_pin; | |
5f68fea0 | 671 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_TIMER_MAP), val); |
e9de688d AB |
672 | break; |
673 | case GIC_LOCAL_INT_PERFCTR: | |
5f68fea0 | 674 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_PERFCTR_MAP), val); |
e9de688d AB |
675 | break; |
676 | case GIC_LOCAL_INT_SWINT0: | |
5f68fea0 | 677 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_SWINT0_MAP), val); |
e9de688d AB |
678 | break; |
679 | case GIC_LOCAL_INT_SWINT1: | |
5f68fea0 | 680 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_SWINT1_MAP), val); |
e9de688d AB |
681 | break; |
682 | case GIC_LOCAL_INT_FDC: | |
5f68fea0 | 683 | gic_write(GIC_REG(VPE_OTHER, GIC_VPE_FDC_MAP), val); |
e9de688d AB |
684 | break; |
685 | default: | |
686 | pr_err("Invalid local IRQ %d\n", intr); | |
687 | ret = -EINVAL; | |
688 | break; | |
689 | } | |
690 | } | |
691 | spin_unlock_irqrestore(&gic_lock, flags); | |
692 | ||
693 | return ret; | |
694 | } | |
695 | ||
696 | static int gic_shared_irq_domain_map(struct irq_domain *d, unsigned int virq, | |
697 | irq_hw_number_t hw) | |
698 | { | |
699 | int intr = GIC_HWIRQ_TO_SHARED(hw); | |
c49581a4 AB |
700 | unsigned long flags; |
701 | ||
4a6a3ea3 AB |
702 | irq_set_chip_and_handler(virq, &gic_level_irq_controller, |
703 | handle_level_irq); | |
c49581a4 AB |
704 | |
705 | spin_lock_irqsave(&gic_lock, flags); | |
5f68fea0 | 706 | gic_map_to_pin(intr, gic_cpu_pin); |
c49581a4 | 707 | /* Map to VPE 0 by default */ |
5f68fea0 | 708 | gic_map_to_vpe(intr, 0); |
e9de688d | 709 | set_bit(intr, pcpu_masks[0].pcpu_mask); |
c49581a4 AB |
710 | spin_unlock_irqrestore(&gic_lock, flags); |
711 | ||
712 | return 0; | |
713 | } | |
714 | ||
e9de688d AB |
715 | static int gic_irq_domain_map(struct irq_domain *d, unsigned int virq, |
716 | irq_hw_number_t hw) | |
717 | { | |
718 | if (GIC_HWIRQ_TO_LOCAL(hw) < GIC_NUM_LOCAL_INTRS) | |
719 | return gic_local_irq_domain_map(d, virq, hw); | |
720 | return gic_shared_irq_domain_map(d, virq, hw); | |
721 | } | |
722 | ||
a7057270 AB |
723 | static int gic_irq_domain_xlate(struct irq_domain *d, struct device_node *ctrlr, |
724 | const u32 *intspec, unsigned int intsize, | |
725 | irq_hw_number_t *out_hwirq, | |
726 | unsigned int *out_type) | |
727 | { | |
728 | if (intsize != 3) | |
729 | return -EINVAL; | |
730 | ||
731 | if (intspec[0] == GIC_SHARED) | |
732 | *out_hwirq = GIC_SHARED_TO_HWIRQ(intspec[1]); | |
733 | else if (intspec[0] == GIC_LOCAL) | |
734 | *out_hwirq = GIC_LOCAL_TO_HWIRQ(intspec[1]); | |
735 | else | |
736 | return -EINVAL; | |
737 | *out_type = intspec[2] & IRQ_TYPE_SENSE_MASK; | |
738 | ||
739 | return 0; | |
740 | } | |
741 | ||
c49581a4 AB |
742 | static struct irq_domain_ops gic_irq_domain_ops = { |
743 | .map = gic_irq_domain_map, | |
a7057270 | 744 | .xlate = gic_irq_domain_xlate, |
c49581a4 AB |
745 | }; |
746 | ||
a7057270 AB |
747 | static void __init __gic_init(unsigned long gic_base_addr, |
748 | unsigned long gic_addrspace_size, | |
749 | unsigned int cpu_vec, unsigned int irqbase, | |
750 | struct device_node *node) | |
39b8d525 RB |
751 | { |
752 | unsigned int gicconfig; | |
753 | ||
5f68fea0 | 754 | gic_base = ioremap_nocache(gic_base_addr, gic_addrspace_size); |
39b8d525 | 755 | |
5f68fea0 | 756 | gicconfig = gic_read(GIC_REG(SHARED, GIC_SH_CONFIG)); |
fbd55241 | 757 | gic_shared_intrs = (gicconfig & GIC_SH_CONFIG_NUMINTRS_MSK) >> |
39b8d525 | 758 | GIC_SH_CONFIG_NUMINTRS_SHF; |
fbd55241 | 759 | gic_shared_intrs = ((gic_shared_intrs + 1) * 8); |
39b8d525 | 760 | |
e9de688d | 761 | gic_vpes = (gicconfig & GIC_SH_CONFIG_NUMVPES_MSK) >> |
39b8d525 | 762 | GIC_SH_CONFIG_NUMVPES_SHF; |
e9de688d | 763 | gic_vpes = gic_vpes + 1; |
39b8d525 | 764 | |
18743d27 AB |
765 | if (cpu_has_veic) { |
766 | /* Always use vector 1 in EIC mode */ | |
767 | gic_cpu_pin = 0; | |
1b6af71a | 768 | timer_cpu_pin = gic_cpu_pin; |
18743d27 AB |
769 | set_vi_handler(gic_cpu_pin + GIC_PIN_TO_VEC_OFFSET, |
770 | __gic_irq_dispatch); | |
771 | } else { | |
772 | gic_cpu_pin = cpu_vec - GIC_CPU_PIN_OFFSET; | |
773 | irq_set_chained_handler(MIPS_CPU_IRQ_BASE + cpu_vec, | |
774 | gic_irq_dispatch); | |
1b6af71a JH |
775 | /* |
776 | * With the CMP implementation of SMP (deprecated), other CPUs | |
777 | * are started by the bootloader and put into a timer based | |
778 | * waiting poll loop. We must not re-route those CPU's local | |
779 | * timer interrupts as the wait instruction will never finish, | |
780 | * so just handle whatever CPU interrupt it is routed to by | |
781 | * default. | |
782 | * | |
783 | * This workaround should be removed when CMP support is | |
784 | * dropped. | |
785 | */ | |
786 | if (IS_ENABLED(CONFIG_MIPS_CMP) && | |
787 | gic_local_irq_is_routable(GIC_LOCAL_INT_TIMER)) { | |
788 | timer_cpu_pin = gic_read(GIC_REG(VPE_LOCAL, | |
789 | GIC_VPE_TIMER_MAP)) & | |
790 | GIC_MAP_MSK; | |
791 | irq_set_chained_handler(MIPS_CPU_IRQ_BASE + | |
792 | GIC_CPU_PIN_OFFSET + | |
793 | timer_cpu_pin, | |
794 | gic_irq_dispatch); | |
795 | } else { | |
796 | timer_cpu_pin = gic_cpu_pin; | |
797 | } | |
18743d27 AB |
798 | } |
799 | ||
a7057270 | 800 | gic_irq_domain = irq_domain_add_simple(node, GIC_NUM_LOCAL_INTRS + |
e9de688d | 801 | gic_shared_intrs, irqbase, |
c49581a4 AB |
802 | &gic_irq_domain_ops, NULL); |
803 | if (!gic_irq_domain) | |
804 | panic("Failed to add GIC IRQ domain"); | |
0b271f56 | 805 | |
e9de688d | 806 | gic_basic_init(); |
18743d27 AB |
807 | |
808 | gic_ipi_init(); | |
39b8d525 | 809 | } |
a7057270 AB |
810 | |
811 | void __init gic_init(unsigned long gic_base_addr, | |
812 | unsigned long gic_addrspace_size, | |
813 | unsigned int cpu_vec, unsigned int irqbase) | |
814 | { | |
815 | __gic_init(gic_base_addr, gic_addrspace_size, cpu_vec, irqbase, NULL); | |
816 | } | |
817 | ||
818 | static int __init gic_of_init(struct device_node *node, | |
819 | struct device_node *parent) | |
820 | { | |
821 | struct resource res; | |
822 | unsigned int cpu_vec, i = 0, reserved = 0; | |
823 | phys_addr_t gic_base; | |
824 | size_t gic_len; | |
825 | ||
826 | /* Find the first available CPU vector. */ | |
827 | while (!of_property_read_u32_index(node, "mti,reserved-cpu-vectors", | |
828 | i++, &cpu_vec)) | |
829 | reserved |= BIT(cpu_vec); | |
830 | for (cpu_vec = 2; cpu_vec < 8; cpu_vec++) { | |
831 | if (!(reserved & BIT(cpu_vec))) | |
832 | break; | |
833 | } | |
834 | if (cpu_vec == 8) { | |
835 | pr_err("No CPU vectors available for GIC\n"); | |
836 | return -ENODEV; | |
837 | } | |
838 | ||
839 | if (of_address_to_resource(node, 0, &res)) { | |
840 | /* | |
841 | * Probe the CM for the GIC base address if not specified | |
842 | * in the device-tree. | |
843 | */ | |
844 | if (mips_cm_present()) { | |
845 | gic_base = read_gcr_gic_base() & | |
846 | ~CM_GCR_GIC_BASE_GICEN_MSK; | |
847 | gic_len = 0x20000; | |
848 | } else { | |
849 | pr_err("Failed to get GIC memory range\n"); | |
850 | return -ENODEV; | |
851 | } | |
852 | } else { | |
853 | gic_base = res.start; | |
854 | gic_len = resource_size(&res); | |
855 | } | |
856 | ||
857 | if (mips_cm_present()) | |
858 | write_gcr_gic_base(gic_base | CM_GCR_GIC_BASE_GICEN_MSK); | |
859 | gic_present = true; | |
860 | ||
861 | __gic_init(gic_base, gic_len, cpu_vec, 0, node); | |
862 | ||
863 | return 0; | |
864 | } | |
865 | IRQCHIP_DECLARE(mips_gic, "mti,gic", gic_of_init); |