]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/kvm/mmu.c
Merge master.kernel.org:/home/rmk/linux-2.6-arm
[mirror_ubuntu-artful-kernel.git] / drivers / kvm / mmu.c
CommitLineData
6aa8b732
AK
1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This module enables machines with Intel VT-x extensions to run virtual
5 * machines without emulation or binary translation.
6 *
7 * MMU support
8 *
9 * Copyright (C) 2006 Qumranet, Inc.
10 *
11 * Authors:
12 * Yaniv Kamay <yaniv@qumranet.com>
13 * Avi Kivity <avi@qumranet.com>
14 *
15 * This work is licensed under the terms of the GNU GPL, version 2. See
16 * the COPYING file in the top-level directory.
17 *
18 */
e495606d
AK
19
20#include "vmx.h"
21#include "kvm.h"
22
6aa8b732
AK
23#include <linux/types.h>
24#include <linux/string.h>
6aa8b732
AK
25#include <linux/mm.h>
26#include <linux/highmem.h>
27#include <linux/module.h>
28
e495606d
AK
29#include <asm/page.h>
30#include <asm/cmpxchg.h>
6aa8b732 31
37a7d8b0
AK
32#undef MMU_DEBUG
33
34#undef AUDIT
35
36#ifdef AUDIT
37static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg);
38#else
39static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg) {}
40#endif
41
42#ifdef MMU_DEBUG
43
44#define pgprintk(x...) do { if (dbg) printk(x); } while (0)
45#define rmap_printk(x...) do { if (dbg) printk(x); } while (0)
46
47#else
48
49#define pgprintk(x...) do { } while (0)
50#define rmap_printk(x...) do { } while (0)
51
52#endif
53
54#if defined(MMU_DEBUG) || defined(AUDIT)
55static int dbg = 1;
56#endif
6aa8b732 57
d6c69ee9
YD
58#ifndef MMU_DEBUG
59#define ASSERT(x) do { } while (0)
60#else
6aa8b732
AK
61#define ASSERT(x) \
62 if (!(x)) { \
63 printk(KERN_WARNING "assertion failed %s:%d: %s\n", \
64 __FILE__, __LINE__, #x); \
65 }
d6c69ee9 66#endif
6aa8b732 67
cea0f0e7
AK
68#define PT64_PT_BITS 9
69#define PT64_ENT_PER_PAGE (1 << PT64_PT_BITS)
70#define PT32_PT_BITS 10
71#define PT32_ENT_PER_PAGE (1 << PT32_PT_BITS)
6aa8b732
AK
72
73#define PT_WRITABLE_SHIFT 1
74
75#define PT_PRESENT_MASK (1ULL << 0)
76#define PT_WRITABLE_MASK (1ULL << PT_WRITABLE_SHIFT)
77#define PT_USER_MASK (1ULL << 2)
78#define PT_PWT_MASK (1ULL << 3)
79#define PT_PCD_MASK (1ULL << 4)
80#define PT_ACCESSED_MASK (1ULL << 5)
81#define PT_DIRTY_MASK (1ULL << 6)
82#define PT_PAGE_SIZE_MASK (1ULL << 7)
83#define PT_PAT_MASK (1ULL << 7)
84#define PT_GLOBAL_MASK (1ULL << 8)
85#define PT64_NX_MASK (1ULL << 63)
86
87#define PT_PAT_SHIFT 7
88#define PT_DIR_PAT_SHIFT 12
89#define PT_DIR_PAT_MASK (1ULL << PT_DIR_PAT_SHIFT)
90
91#define PT32_DIR_PSE36_SIZE 4
92#define PT32_DIR_PSE36_SHIFT 13
93#define PT32_DIR_PSE36_MASK (((1ULL << PT32_DIR_PSE36_SIZE) - 1) << PT32_DIR_PSE36_SHIFT)
94
95
6aa8b732
AK
96#define PT_FIRST_AVAIL_BITS_SHIFT 9
97#define PT64_SECOND_AVAIL_BITS_SHIFT 52
98
6aa8b732
AK
99#define PT_SHADOW_IO_MARK (1ULL << PT_FIRST_AVAIL_BITS_SHIFT)
100
6aa8b732
AK
101#define VALID_PAGE(x) ((x) != INVALID_PAGE)
102
103#define PT64_LEVEL_BITS 9
104
105#define PT64_LEVEL_SHIFT(level) \
106 ( PAGE_SHIFT + (level - 1) * PT64_LEVEL_BITS )
107
108#define PT64_LEVEL_MASK(level) \
109 (((1ULL << PT64_LEVEL_BITS) - 1) << PT64_LEVEL_SHIFT(level))
110
111#define PT64_INDEX(address, level)\
112 (((address) >> PT64_LEVEL_SHIFT(level)) & ((1 << PT64_LEVEL_BITS) - 1))
113
114
115#define PT32_LEVEL_BITS 10
116
117#define PT32_LEVEL_SHIFT(level) \
118 ( PAGE_SHIFT + (level - 1) * PT32_LEVEL_BITS )
119
120#define PT32_LEVEL_MASK(level) \
121 (((1ULL << PT32_LEVEL_BITS) - 1) << PT32_LEVEL_SHIFT(level))
122
123#define PT32_INDEX(address, level)\
124 (((address) >> PT32_LEVEL_SHIFT(level)) & ((1 << PT32_LEVEL_BITS) - 1))
125
126
27aba766 127#define PT64_BASE_ADDR_MASK (((1ULL << 52) - 1) & ~(u64)(PAGE_SIZE-1))
6aa8b732
AK
128#define PT64_DIR_BASE_ADDR_MASK \
129 (PT64_BASE_ADDR_MASK & ~((1ULL << (PAGE_SHIFT + PT64_LEVEL_BITS)) - 1))
130
131#define PT32_BASE_ADDR_MASK PAGE_MASK
132#define PT32_DIR_BASE_ADDR_MASK \
133 (PAGE_MASK & ~((1ULL << (PAGE_SHIFT + PT32_LEVEL_BITS)) - 1))
134
135
136#define PFERR_PRESENT_MASK (1U << 0)
137#define PFERR_WRITE_MASK (1U << 1)
138#define PFERR_USER_MASK (1U << 2)
73b1087e 139#define PFERR_FETCH_MASK (1U << 4)
6aa8b732
AK
140
141#define PT64_ROOT_LEVEL 4
142#define PT32_ROOT_LEVEL 2
143#define PT32E_ROOT_LEVEL 3
144
145#define PT_DIRECTORY_LEVEL 2
146#define PT_PAGE_TABLE_LEVEL 1
147
cd4a4e53
AK
148#define RMAP_EXT 4
149
150struct kvm_rmap_desc {
151 u64 *shadow_ptes[RMAP_EXT];
152 struct kvm_rmap_desc *more;
153};
154
b5a33a75
AK
155static struct kmem_cache *pte_chain_cache;
156static struct kmem_cache *rmap_desc_cache;
d3d25b04 157static struct kmem_cache *mmu_page_header_cache;
b5a33a75 158
6aa8b732
AK
159static int is_write_protection(struct kvm_vcpu *vcpu)
160{
161 return vcpu->cr0 & CR0_WP_MASK;
162}
163
164static int is_cpuid_PSE36(void)
165{
166 return 1;
167}
168
73b1087e
AK
169static int is_nx(struct kvm_vcpu *vcpu)
170{
171 return vcpu->shadow_efer & EFER_NX;
172}
173
6aa8b732
AK
174static int is_present_pte(unsigned long pte)
175{
176 return pte & PT_PRESENT_MASK;
177}
178
179static int is_writeble_pte(unsigned long pte)
180{
181 return pte & PT_WRITABLE_MASK;
182}
183
184static int is_io_pte(unsigned long pte)
185{
186 return pte & PT_SHADOW_IO_MARK;
187}
188
cd4a4e53
AK
189static int is_rmap_pte(u64 pte)
190{
191 return (pte & (PT_WRITABLE_MASK | PT_PRESENT_MASK))
192 == (PT_WRITABLE_MASK | PT_PRESENT_MASK);
193}
194
e663ee64
AK
195static void set_shadow_pte(u64 *sptep, u64 spte)
196{
197#ifdef CONFIG_X86_64
198 set_64bit((unsigned long *)sptep, spte);
199#else
200 set_64bit((unsigned long long *)sptep, spte);
201#endif
202}
203
e2dec939 204static int mmu_topup_memory_cache(struct kvm_mmu_memory_cache *cache,
8c438502
AK
205 struct kmem_cache *base_cache, int min,
206 gfp_t gfp_flags)
714b93da
AK
207{
208 void *obj;
209
210 if (cache->nobjs >= min)
e2dec939 211 return 0;
714b93da 212 while (cache->nobjs < ARRAY_SIZE(cache->objects)) {
8c438502 213 obj = kmem_cache_zalloc(base_cache, gfp_flags);
714b93da 214 if (!obj)
e2dec939 215 return -ENOMEM;
714b93da
AK
216 cache->objects[cache->nobjs++] = obj;
217 }
e2dec939 218 return 0;
714b93da
AK
219}
220
221static void mmu_free_memory_cache(struct kvm_mmu_memory_cache *mc)
222{
223 while (mc->nobjs)
224 kfree(mc->objects[--mc->nobjs]);
225}
226
c1158e63
AK
227static int mmu_topup_memory_cache_page(struct kvm_mmu_memory_cache *cache,
228 int min, gfp_t gfp_flags)
229{
230 struct page *page;
231
232 if (cache->nobjs >= min)
233 return 0;
234 while (cache->nobjs < ARRAY_SIZE(cache->objects)) {
235 page = alloc_page(gfp_flags);
236 if (!page)
237 return -ENOMEM;
238 set_page_private(page, 0);
239 cache->objects[cache->nobjs++] = page_address(page);
240 }
241 return 0;
242}
243
244static void mmu_free_memory_cache_page(struct kvm_mmu_memory_cache *mc)
245{
246 while (mc->nobjs)
c4d198d5 247 free_page((unsigned long)mc->objects[--mc->nobjs]);
c1158e63
AK
248}
249
8c438502 250static int __mmu_topup_memory_caches(struct kvm_vcpu *vcpu, gfp_t gfp_flags)
714b93da 251{
e2dec939
AK
252 int r;
253
254 r = mmu_topup_memory_cache(&vcpu->mmu_pte_chain_cache,
8c438502 255 pte_chain_cache, 4, gfp_flags);
e2dec939
AK
256 if (r)
257 goto out;
258 r = mmu_topup_memory_cache(&vcpu->mmu_rmap_desc_cache,
8c438502 259 rmap_desc_cache, 1, gfp_flags);
d3d25b04
AK
260 if (r)
261 goto out;
c1158e63 262 r = mmu_topup_memory_cache_page(&vcpu->mmu_page_cache, 4, gfp_flags);
d3d25b04
AK
263 if (r)
264 goto out;
265 r = mmu_topup_memory_cache(&vcpu->mmu_page_header_cache,
266 mmu_page_header_cache, 4, gfp_flags);
e2dec939
AK
267out:
268 return r;
714b93da
AK
269}
270
8c438502
AK
271static int mmu_topup_memory_caches(struct kvm_vcpu *vcpu)
272{
273 int r;
274
275 r = __mmu_topup_memory_caches(vcpu, GFP_NOWAIT);
22d95b12 276 kvm_mmu_free_some_pages(vcpu);
8c438502
AK
277 if (r < 0) {
278 spin_unlock(&vcpu->kvm->lock);
279 kvm_arch_ops->vcpu_put(vcpu);
280 r = __mmu_topup_memory_caches(vcpu, GFP_KERNEL);
281 kvm_arch_ops->vcpu_load(vcpu);
282 spin_lock(&vcpu->kvm->lock);
22d95b12 283 kvm_mmu_free_some_pages(vcpu);
8c438502
AK
284 }
285 return r;
286}
287
714b93da
AK
288static void mmu_free_memory_caches(struct kvm_vcpu *vcpu)
289{
290 mmu_free_memory_cache(&vcpu->mmu_pte_chain_cache);
291 mmu_free_memory_cache(&vcpu->mmu_rmap_desc_cache);
c1158e63 292 mmu_free_memory_cache_page(&vcpu->mmu_page_cache);
d3d25b04 293 mmu_free_memory_cache(&vcpu->mmu_page_header_cache);
714b93da
AK
294}
295
296static void *mmu_memory_cache_alloc(struct kvm_mmu_memory_cache *mc,
297 size_t size)
298{
299 void *p;
300
301 BUG_ON(!mc->nobjs);
302 p = mc->objects[--mc->nobjs];
303 memset(p, 0, size);
304 return p;
305}
306
714b93da
AK
307static struct kvm_pte_chain *mmu_alloc_pte_chain(struct kvm_vcpu *vcpu)
308{
309 return mmu_memory_cache_alloc(&vcpu->mmu_pte_chain_cache,
310 sizeof(struct kvm_pte_chain));
311}
312
90cb0529 313static void mmu_free_pte_chain(struct kvm_pte_chain *pc)
714b93da 314{
90cb0529 315 kfree(pc);
714b93da
AK
316}
317
318static struct kvm_rmap_desc *mmu_alloc_rmap_desc(struct kvm_vcpu *vcpu)
319{
320 return mmu_memory_cache_alloc(&vcpu->mmu_rmap_desc_cache,
321 sizeof(struct kvm_rmap_desc));
322}
323
90cb0529 324static void mmu_free_rmap_desc(struct kvm_rmap_desc *rd)
714b93da 325{
90cb0529 326 kfree(rd);
714b93da
AK
327}
328
cd4a4e53
AK
329/*
330 * Reverse mapping data structures:
331 *
332 * If page->private bit zero is zero, then page->private points to the
333 * shadow page table entry that points to page_address(page).
334 *
335 * If page->private bit zero is one, (then page->private & ~1) points
336 * to a struct kvm_rmap_desc containing more mappings.
337 */
714b93da 338static void rmap_add(struct kvm_vcpu *vcpu, u64 *spte)
cd4a4e53
AK
339{
340 struct page *page;
341 struct kvm_rmap_desc *desc;
342 int i;
343
344 if (!is_rmap_pte(*spte))
345 return;
346 page = pfn_to_page((*spte & PT64_BASE_ADDR_MASK) >> PAGE_SHIFT);
5972e953 347 if (!page_private(page)) {
cd4a4e53 348 rmap_printk("rmap_add: %p %llx 0->1\n", spte, *spte);
5972e953
MR
349 set_page_private(page,(unsigned long)spte);
350 } else if (!(page_private(page) & 1)) {
cd4a4e53 351 rmap_printk("rmap_add: %p %llx 1->many\n", spte, *spte);
714b93da 352 desc = mmu_alloc_rmap_desc(vcpu);
5972e953 353 desc->shadow_ptes[0] = (u64 *)page_private(page);
cd4a4e53 354 desc->shadow_ptes[1] = spte;
5972e953 355 set_page_private(page,(unsigned long)desc | 1);
cd4a4e53
AK
356 } else {
357 rmap_printk("rmap_add: %p %llx many->many\n", spte, *spte);
5972e953 358 desc = (struct kvm_rmap_desc *)(page_private(page) & ~1ul);
cd4a4e53
AK
359 while (desc->shadow_ptes[RMAP_EXT-1] && desc->more)
360 desc = desc->more;
361 if (desc->shadow_ptes[RMAP_EXT-1]) {
714b93da 362 desc->more = mmu_alloc_rmap_desc(vcpu);
cd4a4e53
AK
363 desc = desc->more;
364 }
365 for (i = 0; desc->shadow_ptes[i]; ++i)
366 ;
367 desc->shadow_ptes[i] = spte;
368 }
369}
370
90cb0529 371static void rmap_desc_remove_entry(struct page *page,
cd4a4e53
AK
372 struct kvm_rmap_desc *desc,
373 int i,
374 struct kvm_rmap_desc *prev_desc)
375{
376 int j;
377
378 for (j = RMAP_EXT - 1; !desc->shadow_ptes[j] && j > i; --j)
379 ;
380 desc->shadow_ptes[i] = desc->shadow_ptes[j];
11718b4d 381 desc->shadow_ptes[j] = NULL;
cd4a4e53
AK
382 if (j != 0)
383 return;
384 if (!prev_desc && !desc->more)
5972e953 385 set_page_private(page,(unsigned long)desc->shadow_ptes[0]);
cd4a4e53
AK
386 else
387 if (prev_desc)
388 prev_desc->more = desc->more;
389 else
5972e953 390 set_page_private(page,(unsigned long)desc->more | 1);
90cb0529 391 mmu_free_rmap_desc(desc);
cd4a4e53
AK
392}
393
90cb0529 394static void rmap_remove(u64 *spte)
cd4a4e53
AK
395{
396 struct page *page;
397 struct kvm_rmap_desc *desc;
398 struct kvm_rmap_desc *prev_desc;
399 int i;
400
401 if (!is_rmap_pte(*spte))
402 return;
403 page = pfn_to_page((*spte & PT64_BASE_ADDR_MASK) >> PAGE_SHIFT);
5972e953 404 if (!page_private(page)) {
cd4a4e53
AK
405 printk(KERN_ERR "rmap_remove: %p %llx 0->BUG\n", spte, *spte);
406 BUG();
5972e953 407 } else if (!(page_private(page) & 1)) {
cd4a4e53 408 rmap_printk("rmap_remove: %p %llx 1->0\n", spte, *spte);
5972e953 409 if ((u64 *)page_private(page) != spte) {
cd4a4e53
AK
410 printk(KERN_ERR "rmap_remove: %p %llx 1->BUG\n",
411 spte, *spte);
412 BUG();
413 }
5972e953 414 set_page_private(page,0);
cd4a4e53
AK
415 } else {
416 rmap_printk("rmap_remove: %p %llx many->many\n", spte, *spte);
5972e953 417 desc = (struct kvm_rmap_desc *)(page_private(page) & ~1ul);
cd4a4e53
AK
418 prev_desc = NULL;
419 while (desc) {
420 for (i = 0; i < RMAP_EXT && desc->shadow_ptes[i]; ++i)
421 if (desc->shadow_ptes[i] == spte) {
90cb0529 422 rmap_desc_remove_entry(page,
714b93da 423 desc, i,
cd4a4e53
AK
424 prev_desc);
425 return;
426 }
427 prev_desc = desc;
428 desc = desc->more;
429 }
430 BUG();
431 }
432}
433
714b93da 434static void rmap_write_protect(struct kvm_vcpu *vcpu, u64 gfn)
374cbac0 435{
714b93da 436 struct kvm *kvm = vcpu->kvm;
374cbac0 437 struct page *page;
374cbac0
AK
438 struct kvm_rmap_desc *desc;
439 u64 *spte;
440
954bbbc2
AK
441 page = gfn_to_page(kvm, gfn);
442 BUG_ON(!page);
374cbac0 443
5972e953
MR
444 while (page_private(page)) {
445 if (!(page_private(page) & 1))
446 spte = (u64 *)page_private(page);
374cbac0 447 else {
5972e953 448 desc = (struct kvm_rmap_desc *)(page_private(page) & ~1ul);
374cbac0
AK
449 spte = desc->shadow_ptes[0];
450 }
451 BUG_ON(!spte);
27aba766
AK
452 BUG_ON((*spte & PT64_BASE_ADDR_MASK) >> PAGE_SHIFT
453 != page_to_pfn(page));
374cbac0
AK
454 BUG_ON(!(*spte & PT_PRESENT_MASK));
455 BUG_ON(!(*spte & PT_WRITABLE_MASK));
456 rmap_printk("rmap_write_protect: spte %p %llx\n", spte, *spte);
90cb0529 457 rmap_remove(spte);
e663ee64 458 set_shadow_pte(spte, *spte & ~PT_WRITABLE_MASK);
88a97f0b 459 kvm_flush_remote_tlbs(vcpu->kvm);
374cbac0
AK
460 }
461}
462
d6c69ee9 463#ifdef MMU_DEBUG
47ad8e68 464static int is_empty_shadow_page(u64 *spt)
6aa8b732 465{
139bdb2d
AK
466 u64 *pos;
467 u64 *end;
468
47ad8e68 469 for (pos = spt, end = pos + PAGE_SIZE / sizeof(u64); pos != end; pos++)
139bdb2d
AK
470 if (*pos != 0) {
471 printk(KERN_ERR "%s: %p %llx\n", __FUNCTION__,
472 pos, *pos);
6aa8b732 473 return 0;
139bdb2d 474 }
6aa8b732
AK
475 return 1;
476}
d6c69ee9 477#endif
6aa8b732 478
90cb0529 479static void kvm_mmu_free_page(struct kvm *kvm,
4b02d6da 480 struct kvm_mmu_page *page_head)
260746c0 481{
47ad8e68 482 ASSERT(is_empty_shadow_page(page_head->spt));
d3d25b04 483 list_del(&page_head->link);
c1158e63 484 __free_page(virt_to_page(page_head->spt));
90cb0529
AK
485 kfree(page_head);
486 ++kvm->n_free_mmu_pages;
260746c0
AK
487}
488
cea0f0e7
AK
489static unsigned kvm_page_table_hashfn(gfn_t gfn)
490{
491 return gfn;
492}
493
25c0de2c
AK
494static struct kvm_mmu_page *kvm_mmu_alloc_page(struct kvm_vcpu *vcpu,
495 u64 *parent_pte)
6aa8b732
AK
496{
497 struct kvm_mmu_page *page;
498
d3d25b04 499 if (!vcpu->kvm->n_free_mmu_pages)
25c0de2c 500 return NULL;
6aa8b732 501
d3d25b04
AK
502 page = mmu_memory_cache_alloc(&vcpu->mmu_page_header_cache,
503 sizeof *page);
504 page->spt = mmu_memory_cache_alloc(&vcpu->mmu_page_cache, PAGE_SIZE);
505 set_page_private(virt_to_page(page->spt), (unsigned long)page);
506 list_add(&page->link, &vcpu->kvm->active_mmu_pages);
47ad8e68 507 ASSERT(is_empty_shadow_page(page->spt));
6aa8b732 508 page->slot_bitmap = 0;
cea0f0e7 509 page->multimapped = 0;
6aa8b732 510 page->parent_pte = parent_pte;
ebeace86 511 --vcpu->kvm->n_free_mmu_pages;
25c0de2c 512 return page;
6aa8b732
AK
513}
514
714b93da
AK
515static void mmu_page_add_parent_pte(struct kvm_vcpu *vcpu,
516 struct kvm_mmu_page *page, u64 *parent_pte)
cea0f0e7
AK
517{
518 struct kvm_pte_chain *pte_chain;
519 struct hlist_node *node;
520 int i;
521
522 if (!parent_pte)
523 return;
524 if (!page->multimapped) {
525 u64 *old = page->parent_pte;
526
527 if (!old) {
528 page->parent_pte = parent_pte;
529 return;
530 }
531 page->multimapped = 1;
714b93da 532 pte_chain = mmu_alloc_pte_chain(vcpu);
cea0f0e7
AK
533 INIT_HLIST_HEAD(&page->parent_ptes);
534 hlist_add_head(&pte_chain->link, &page->parent_ptes);
535 pte_chain->parent_ptes[0] = old;
536 }
537 hlist_for_each_entry(pte_chain, node, &page->parent_ptes, link) {
538 if (pte_chain->parent_ptes[NR_PTE_CHAIN_ENTRIES-1])
539 continue;
540 for (i = 0; i < NR_PTE_CHAIN_ENTRIES; ++i)
541 if (!pte_chain->parent_ptes[i]) {
542 pte_chain->parent_ptes[i] = parent_pte;
543 return;
544 }
545 }
714b93da 546 pte_chain = mmu_alloc_pte_chain(vcpu);
cea0f0e7
AK
547 BUG_ON(!pte_chain);
548 hlist_add_head(&pte_chain->link, &page->parent_ptes);
549 pte_chain->parent_ptes[0] = parent_pte;
550}
551
90cb0529 552static void mmu_page_remove_parent_pte(struct kvm_mmu_page *page,
cea0f0e7
AK
553 u64 *parent_pte)
554{
555 struct kvm_pte_chain *pte_chain;
556 struct hlist_node *node;
557 int i;
558
559 if (!page->multimapped) {
560 BUG_ON(page->parent_pte != parent_pte);
561 page->parent_pte = NULL;
562 return;
563 }
564 hlist_for_each_entry(pte_chain, node, &page->parent_ptes, link)
565 for (i = 0; i < NR_PTE_CHAIN_ENTRIES; ++i) {
566 if (!pte_chain->parent_ptes[i])
567 break;
568 if (pte_chain->parent_ptes[i] != parent_pte)
569 continue;
697fe2e2
AK
570 while (i + 1 < NR_PTE_CHAIN_ENTRIES
571 && pte_chain->parent_ptes[i + 1]) {
cea0f0e7
AK
572 pte_chain->parent_ptes[i]
573 = pte_chain->parent_ptes[i + 1];
574 ++i;
575 }
576 pte_chain->parent_ptes[i] = NULL;
697fe2e2
AK
577 if (i == 0) {
578 hlist_del(&pte_chain->link);
90cb0529 579 mmu_free_pte_chain(pte_chain);
697fe2e2
AK
580 if (hlist_empty(&page->parent_ptes)) {
581 page->multimapped = 0;
582 page->parent_pte = NULL;
583 }
584 }
cea0f0e7
AK
585 return;
586 }
587 BUG();
588}
589
590static struct kvm_mmu_page *kvm_mmu_lookup_page(struct kvm_vcpu *vcpu,
591 gfn_t gfn)
592{
593 unsigned index;
594 struct hlist_head *bucket;
595 struct kvm_mmu_page *page;
596 struct hlist_node *node;
597
598 pgprintk("%s: looking for gfn %lx\n", __FUNCTION__, gfn);
599 index = kvm_page_table_hashfn(gfn) % KVM_NUM_MMU_PAGES;
600 bucket = &vcpu->kvm->mmu_page_hash[index];
601 hlist_for_each_entry(page, node, bucket, hash_link)
602 if (page->gfn == gfn && !page->role.metaphysical) {
603 pgprintk("%s: found role %x\n",
604 __FUNCTION__, page->role.word);
605 return page;
606 }
607 return NULL;
608}
609
610static struct kvm_mmu_page *kvm_mmu_get_page(struct kvm_vcpu *vcpu,
611 gfn_t gfn,
612 gva_t gaddr,
613 unsigned level,
614 int metaphysical,
d28c6cfb 615 unsigned hugepage_access,
cea0f0e7
AK
616 u64 *parent_pte)
617{
618 union kvm_mmu_page_role role;
619 unsigned index;
620 unsigned quadrant;
621 struct hlist_head *bucket;
622 struct kvm_mmu_page *page;
623 struct hlist_node *node;
624
625 role.word = 0;
626 role.glevels = vcpu->mmu.root_level;
627 role.level = level;
628 role.metaphysical = metaphysical;
d28c6cfb 629 role.hugepage_access = hugepage_access;
cea0f0e7
AK
630 if (vcpu->mmu.root_level <= PT32_ROOT_LEVEL) {
631 quadrant = gaddr >> (PAGE_SHIFT + (PT64_PT_BITS * level));
632 quadrant &= (1 << ((PT32_PT_BITS - PT64_PT_BITS) * level)) - 1;
633 role.quadrant = quadrant;
634 }
635 pgprintk("%s: looking gfn %lx role %x\n", __FUNCTION__,
636 gfn, role.word);
637 index = kvm_page_table_hashfn(gfn) % KVM_NUM_MMU_PAGES;
638 bucket = &vcpu->kvm->mmu_page_hash[index];
639 hlist_for_each_entry(page, node, bucket, hash_link)
640 if (page->gfn == gfn && page->role.word == role.word) {
714b93da 641 mmu_page_add_parent_pte(vcpu, page, parent_pte);
cea0f0e7
AK
642 pgprintk("%s: found\n", __FUNCTION__);
643 return page;
644 }
645 page = kvm_mmu_alloc_page(vcpu, parent_pte);
646 if (!page)
647 return page;
648 pgprintk("%s: adding gfn %lx role %x\n", __FUNCTION__, gfn, role.word);
649 page->gfn = gfn;
650 page->role = role;
651 hlist_add_head(&page->hash_link, bucket);
374cbac0 652 if (!metaphysical)
714b93da 653 rmap_write_protect(vcpu, gfn);
cea0f0e7
AK
654 return page;
655}
656
90cb0529 657static void kvm_mmu_page_unlink_children(struct kvm *kvm,
a436036b
AK
658 struct kvm_mmu_page *page)
659{
697fe2e2
AK
660 unsigned i;
661 u64 *pt;
662 u64 ent;
663
47ad8e68 664 pt = page->spt;
697fe2e2
AK
665
666 if (page->role.level == PT_PAGE_TABLE_LEVEL) {
667 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
668 if (pt[i] & PT_PRESENT_MASK)
90cb0529 669 rmap_remove(&pt[i]);
697fe2e2
AK
670 pt[i] = 0;
671 }
90cb0529 672 kvm_flush_remote_tlbs(kvm);
697fe2e2
AK
673 return;
674 }
675
676 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
677 ent = pt[i];
678
679 pt[i] = 0;
680 if (!(ent & PT_PRESENT_MASK))
681 continue;
682 ent &= PT64_BASE_ADDR_MASK;
90cb0529 683 mmu_page_remove_parent_pte(page_header(ent), &pt[i]);
697fe2e2 684 }
90cb0529 685 kvm_flush_remote_tlbs(kvm);
a436036b
AK
686}
687
90cb0529 688static void kvm_mmu_put_page(struct kvm_mmu_page *page,
cea0f0e7
AK
689 u64 *parent_pte)
690{
90cb0529 691 mmu_page_remove_parent_pte(page, parent_pte);
a436036b
AK
692}
693
90cb0529 694static void kvm_mmu_zap_page(struct kvm *kvm,
a436036b
AK
695 struct kvm_mmu_page *page)
696{
697 u64 *parent_pte;
698
699 while (page->multimapped || page->parent_pte) {
700 if (!page->multimapped)
701 parent_pte = page->parent_pte;
702 else {
703 struct kvm_pte_chain *chain;
704
705 chain = container_of(page->parent_ptes.first,
706 struct kvm_pte_chain, link);
707 parent_pte = chain->parent_ptes[0];
708 }
697fe2e2 709 BUG_ON(!parent_pte);
90cb0529 710 kvm_mmu_put_page(page, parent_pte);
e663ee64 711 set_shadow_pte(parent_pte, 0);
a436036b 712 }
90cb0529 713 kvm_mmu_page_unlink_children(kvm, page);
3bb65a22
AK
714 if (!page->root_count) {
715 hlist_del(&page->hash_link);
90cb0529 716 kvm_mmu_free_page(kvm, page);
36868f7b 717 } else
90cb0529 718 list_move(&page->link, &kvm->active_mmu_pages);
a436036b
AK
719}
720
721static int kvm_mmu_unprotect_page(struct kvm_vcpu *vcpu, gfn_t gfn)
722{
723 unsigned index;
724 struct hlist_head *bucket;
725 struct kvm_mmu_page *page;
726 struct hlist_node *node, *n;
727 int r;
728
729 pgprintk("%s: looking for gfn %lx\n", __FUNCTION__, gfn);
730 r = 0;
731 index = kvm_page_table_hashfn(gfn) % KVM_NUM_MMU_PAGES;
732 bucket = &vcpu->kvm->mmu_page_hash[index];
733 hlist_for_each_entry_safe(page, node, n, bucket, hash_link)
734 if (page->gfn == gfn && !page->role.metaphysical) {
697fe2e2
AK
735 pgprintk("%s: gfn %lx role %x\n", __FUNCTION__, gfn,
736 page->role.word);
90cb0529 737 kvm_mmu_zap_page(vcpu->kvm, page);
a436036b
AK
738 r = 1;
739 }
740 return r;
cea0f0e7
AK
741}
742
97a0a01e
AK
743static void mmu_unshadow(struct kvm_vcpu *vcpu, gfn_t gfn)
744{
745 struct kvm_mmu_page *page;
746
747 while ((page = kvm_mmu_lookup_page(vcpu, gfn)) != NULL) {
748 pgprintk("%s: zap %lx %x\n",
749 __FUNCTION__, gfn, page->role.word);
90cb0529 750 kvm_mmu_zap_page(vcpu->kvm, page);
97a0a01e
AK
751 }
752}
753
6aa8b732
AK
754static void page_header_update_slot(struct kvm *kvm, void *pte, gpa_t gpa)
755{
756 int slot = memslot_id(kvm, gfn_to_memslot(kvm, gpa >> PAGE_SHIFT));
757 struct kvm_mmu_page *page_head = page_header(__pa(pte));
758
759 __set_bit(slot, &page_head->slot_bitmap);
760}
761
762hpa_t safe_gpa_to_hpa(struct kvm_vcpu *vcpu, gpa_t gpa)
763{
764 hpa_t hpa = gpa_to_hpa(vcpu, gpa);
765
766 return is_error_hpa(hpa) ? bad_page_address | (gpa & ~PAGE_MASK): hpa;
767}
768
769hpa_t gpa_to_hpa(struct kvm_vcpu *vcpu, gpa_t gpa)
770{
6aa8b732
AK
771 struct page *page;
772
773 ASSERT((gpa & HPA_ERR_MASK) == 0);
954bbbc2
AK
774 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
775 if (!page)
6aa8b732 776 return gpa | HPA_ERR_MASK;
6aa8b732
AK
777 return ((hpa_t)page_to_pfn(page) << PAGE_SHIFT)
778 | (gpa & (PAGE_SIZE-1));
779}
780
781hpa_t gva_to_hpa(struct kvm_vcpu *vcpu, gva_t gva)
782{
783 gpa_t gpa = vcpu->mmu.gva_to_gpa(vcpu, gva);
784
785 if (gpa == UNMAPPED_GVA)
786 return UNMAPPED_GVA;
787 return gpa_to_hpa(vcpu, gpa);
788}
789
039576c0
AK
790struct page *gva_to_page(struct kvm_vcpu *vcpu, gva_t gva)
791{
792 gpa_t gpa = vcpu->mmu.gva_to_gpa(vcpu, gva);
793
794 if (gpa == UNMAPPED_GVA)
795 return NULL;
796 return pfn_to_page(gpa_to_hpa(vcpu, gpa) >> PAGE_SHIFT);
797}
798
6aa8b732
AK
799static void nonpaging_new_cr3(struct kvm_vcpu *vcpu)
800{
801}
802
803static int nonpaging_map(struct kvm_vcpu *vcpu, gva_t v, hpa_t p)
804{
805 int level = PT32E_ROOT_LEVEL;
806 hpa_t table_addr = vcpu->mmu.root_hpa;
807
808 for (; ; level--) {
809 u32 index = PT64_INDEX(v, level);
810 u64 *table;
cea0f0e7 811 u64 pte;
6aa8b732
AK
812
813 ASSERT(VALID_PAGE(table_addr));
814 table = __va(table_addr);
815
816 if (level == 1) {
cea0f0e7
AK
817 pte = table[index];
818 if (is_present_pte(pte) && is_writeble_pte(pte))
819 return 0;
6aa8b732
AK
820 mark_page_dirty(vcpu->kvm, v >> PAGE_SHIFT);
821 page_header_update_slot(vcpu->kvm, table, v);
822 table[index] = p | PT_PRESENT_MASK | PT_WRITABLE_MASK |
823 PT_USER_MASK;
714b93da 824 rmap_add(vcpu, &table[index]);
6aa8b732
AK
825 return 0;
826 }
827
828 if (table[index] == 0) {
25c0de2c 829 struct kvm_mmu_page *new_table;
cea0f0e7 830 gfn_t pseudo_gfn;
6aa8b732 831
cea0f0e7
AK
832 pseudo_gfn = (v & PT64_DIR_BASE_ADDR_MASK)
833 >> PAGE_SHIFT;
834 new_table = kvm_mmu_get_page(vcpu, pseudo_gfn,
835 v, level - 1,
d28c6cfb 836 1, 0, &table[index]);
25c0de2c 837 if (!new_table) {
6aa8b732
AK
838 pgprintk("nonpaging_map: ENOMEM\n");
839 return -ENOMEM;
840 }
841
47ad8e68 842 table[index] = __pa(new_table->spt) | PT_PRESENT_MASK
25c0de2c 843 | PT_WRITABLE_MASK | PT_USER_MASK;
6aa8b732
AK
844 }
845 table_addr = table[index] & PT64_BASE_ADDR_MASK;
846 }
847}
848
17ac10ad
AK
849static void mmu_free_roots(struct kvm_vcpu *vcpu)
850{
851 int i;
3bb65a22 852 struct kvm_mmu_page *page;
17ac10ad 853
7b53aa56
AK
854 if (!VALID_PAGE(vcpu->mmu.root_hpa))
855 return;
17ac10ad
AK
856#ifdef CONFIG_X86_64
857 if (vcpu->mmu.shadow_root_level == PT64_ROOT_LEVEL) {
858 hpa_t root = vcpu->mmu.root_hpa;
859
3bb65a22
AK
860 page = page_header(root);
861 --page->root_count;
17ac10ad
AK
862 vcpu->mmu.root_hpa = INVALID_PAGE;
863 return;
864 }
865#endif
866 for (i = 0; i < 4; ++i) {
867 hpa_t root = vcpu->mmu.pae_root[i];
868
417726a3 869 if (root) {
417726a3
AK
870 root &= PT64_BASE_ADDR_MASK;
871 page = page_header(root);
872 --page->root_count;
873 }
17ac10ad
AK
874 vcpu->mmu.pae_root[i] = INVALID_PAGE;
875 }
876 vcpu->mmu.root_hpa = INVALID_PAGE;
877}
878
879static void mmu_alloc_roots(struct kvm_vcpu *vcpu)
880{
881 int i;
cea0f0e7 882 gfn_t root_gfn;
3bb65a22
AK
883 struct kvm_mmu_page *page;
884
cea0f0e7 885 root_gfn = vcpu->cr3 >> PAGE_SHIFT;
17ac10ad
AK
886
887#ifdef CONFIG_X86_64
888 if (vcpu->mmu.shadow_root_level == PT64_ROOT_LEVEL) {
889 hpa_t root = vcpu->mmu.root_hpa;
890
891 ASSERT(!VALID_PAGE(root));
68a99f6d 892 page = kvm_mmu_get_page(vcpu, root_gfn, 0,
d28c6cfb 893 PT64_ROOT_LEVEL, 0, 0, NULL);
47ad8e68 894 root = __pa(page->spt);
3bb65a22 895 ++page->root_count;
17ac10ad
AK
896 vcpu->mmu.root_hpa = root;
897 return;
898 }
899#endif
900 for (i = 0; i < 4; ++i) {
901 hpa_t root = vcpu->mmu.pae_root[i];
902
903 ASSERT(!VALID_PAGE(root));
417726a3
AK
904 if (vcpu->mmu.root_level == PT32E_ROOT_LEVEL) {
905 if (!is_present_pte(vcpu->pdptrs[i])) {
906 vcpu->mmu.pae_root[i] = 0;
907 continue;
908 }
cea0f0e7 909 root_gfn = vcpu->pdptrs[i] >> PAGE_SHIFT;
417726a3 910 } else if (vcpu->mmu.root_level == 0)
cea0f0e7 911 root_gfn = 0;
68a99f6d 912 page = kvm_mmu_get_page(vcpu, root_gfn, i << 30,
cea0f0e7 913 PT32_ROOT_LEVEL, !is_paging(vcpu),
d28c6cfb 914 0, NULL);
47ad8e68 915 root = __pa(page->spt);
3bb65a22 916 ++page->root_count;
17ac10ad
AK
917 vcpu->mmu.pae_root[i] = root | PT_PRESENT_MASK;
918 }
919 vcpu->mmu.root_hpa = __pa(vcpu->mmu.pae_root);
920}
921
6aa8b732
AK
922static gpa_t nonpaging_gva_to_gpa(struct kvm_vcpu *vcpu, gva_t vaddr)
923{
924 return vaddr;
925}
926
927static int nonpaging_page_fault(struct kvm_vcpu *vcpu, gva_t gva,
928 u32 error_code)
929{
6aa8b732 930 gpa_t addr = gva;
ebeace86 931 hpa_t paddr;
e2dec939 932 int r;
6aa8b732 933
e2dec939
AK
934 r = mmu_topup_memory_caches(vcpu);
935 if (r)
936 return r;
714b93da 937
6aa8b732
AK
938 ASSERT(vcpu);
939 ASSERT(VALID_PAGE(vcpu->mmu.root_hpa));
940
6aa8b732 941
ebeace86 942 paddr = gpa_to_hpa(vcpu , addr & PT64_BASE_ADDR_MASK);
6aa8b732 943
ebeace86
AK
944 if (is_error_hpa(paddr))
945 return 1;
6aa8b732 946
ebeace86 947 return nonpaging_map(vcpu, addr & PAGE_MASK, paddr);
6aa8b732
AK
948}
949
6aa8b732
AK
950static void nonpaging_free(struct kvm_vcpu *vcpu)
951{
17ac10ad 952 mmu_free_roots(vcpu);
6aa8b732
AK
953}
954
955static int nonpaging_init_context(struct kvm_vcpu *vcpu)
956{
957 struct kvm_mmu *context = &vcpu->mmu;
958
959 context->new_cr3 = nonpaging_new_cr3;
960 context->page_fault = nonpaging_page_fault;
6aa8b732
AK
961 context->gva_to_gpa = nonpaging_gva_to_gpa;
962 context->free = nonpaging_free;
cea0f0e7 963 context->root_level = 0;
6aa8b732 964 context->shadow_root_level = PT32E_ROOT_LEVEL;
17c3ba9d 965 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
966 return 0;
967}
968
6aa8b732
AK
969static void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu)
970{
1165f5fe 971 ++vcpu->stat.tlb_flush;
6aa8b732
AK
972 kvm_arch_ops->tlb_flush(vcpu);
973}
974
975static void paging_new_cr3(struct kvm_vcpu *vcpu)
976{
374cbac0 977 pgprintk("%s: cr3 %lx\n", __FUNCTION__, vcpu->cr3);
cea0f0e7 978 mmu_free_roots(vcpu);
6aa8b732
AK
979}
980
6aa8b732
AK
981static void inject_page_fault(struct kvm_vcpu *vcpu,
982 u64 addr,
983 u32 err_code)
984{
985 kvm_arch_ops->inject_page_fault(vcpu, addr, err_code);
986}
987
6aa8b732
AK
988static void paging_free(struct kvm_vcpu *vcpu)
989{
990 nonpaging_free(vcpu);
991}
992
993#define PTTYPE 64
994#include "paging_tmpl.h"
995#undef PTTYPE
996
997#define PTTYPE 32
998#include "paging_tmpl.h"
999#undef PTTYPE
1000
17ac10ad 1001static int paging64_init_context_common(struct kvm_vcpu *vcpu, int level)
6aa8b732
AK
1002{
1003 struct kvm_mmu *context = &vcpu->mmu;
1004
1005 ASSERT(is_pae(vcpu));
1006 context->new_cr3 = paging_new_cr3;
1007 context->page_fault = paging64_page_fault;
6aa8b732
AK
1008 context->gva_to_gpa = paging64_gva_to_gpa;
1009 context->free = paging_free;
17ac10ad
AK
1010 context->root_level = level;
1011 context->shadow_root_level = level;
17c3ba9d 1012 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
1013 return 0;
1014}
1015
17ac10ad
AK
1016static int paging64_init_context(struct kvm_vcpu *vcpu)
1017{
1018 return paging64_init_context_common(vcpu, PT64_ROOT_LEVEL);
1019}
1020
6aa8b732
AK
1021static int paging32_init_context(struct kvm_vcpu *vcpu)
1022{
1023 struct kvm_mmu *context = &vcpu->mmu;
1024
1025 context->new_cr3 = paging_new_cr3;
1026 context->page_fault = paging32_page_fault;
6aa8b732
AK
1027 context->gva_to_gpa = paging32_gva_to_gpa;
1028 context->free = paging_free;
1029 context->root_level = PT32_ROOT_LEVEL;
1030 context->shadow_root_level = PT32E_ROOT_LEVEL;
17c3ba9d 1031 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
1032 return 0;
1033}
1034
1035static int paging32E_init_context(struct kvm_vcpu *vcpu)
1036{
17ac10ad 1037 return paging64_init_context_common(vcpu, PT32E_ROOT_LEVEL);
6aa8b732
AK
1038}
1039
1040static int init_kvm_mmu(struct kvm_vcpu *vcpu)
1041{
1042 ASSERT(vcpu);
1043 ASSERT(!VALID_PAGE(vcpu->mmu.root_hpa));
1044
1045 if (!is_paging(vcpu))
1046 return nonpaging_init_context(vcpu);
a9058ecd 1047 else if (is_long_mode(vcpu))
6aa8b732
AK
1048 return paging64_init_context(vcpu);
1049 else if (is_pae(vcpu))
1050 return paging32E_init_context(vcpu);
1051 else
1052 return paging32_init_context(vcpu);
1053}
1054
1055static void destroy_kvm_mmu(struct kvm_vcpu *vcpu)
1056{
1057 ASSERT(vcpu);
1058 if (VALID_PAGE(vcpu->mmu.root_hpa)) {
1059 vcpu->mmu.free(vcpu);
1060 vcpu->mmu.root_hpa = INVALID_PAGE;
1061 }
1062}
1063
1064int kvm_mmu_reset_context(struct kvm_vcpu *vcpu)
17c3ba9d
AK
1065{
1066 destroy_kvm_mmu(vcpu);
1067 return init_kvm_mmu(vcpu);
1068}
1069
1070int kvm_mmu_load(struct kvm_vcpu *vcpu)
6aa8b732 1071{
714b93da
AK
1072 int r;
1073
17c3ba9d 1074 spin_lock(&vcpu->kvm->lock);
e2dec939 1075 r = mmu_topup_memory_caches(vcpu);
17c3ba9d
AK
1076 if (r)
1077 goto out;
1078 mmu_alloc_roots(vcpu);
1079 kvm_arch_ops->set_cr3(vcpu, vcpu->mmu.root_hpa);
1080 kvm_mmu_flush_tlb(vcpu);
714b93da 1081out:
17c3ba9d 1082 spin_unlock(&vcpu->kvm->lock);
714b93da 1083 return r;
6aa8b732 1084}
17c3ba9d
AK
1085EXPORT_SYMBOL_GPL(kvm_mmu_load);
1086
1087void kvm_mmu_unload(struct kvm_vcpu *vcpu)
1088{
1089 mmu_free_roots(vcpu);
1090}
6aa8b732 1091
09072daf 1092static void mmu_pte_write_zap_pte(struct kvm_vcpu *vcpu,
ac1b714e
AK
1093 struct kvm_mmu_page *page,
1094 u64 *spte)
1095{
1096 u64 pte;
1097 struct kvm_mmu_page *child;
1098
1099 pte = *spte;
1100 if (is_present_pte(pte)) {
1101 if (page->role.level == PT_PAGE_TABLE_LEVEL)
90cb0529 1102 rmap_remove(spte);
ac1b714e
AK
1103 else {
1104 child = page_header(pte & PT64_BASE_ADDR_MASK);
90cb0529 1105 mmu_page_remove_parent_pte(child, spte);
ac1b714e
AK
1106 }
1107 }
1108 *spte = 0;
d9e368d6 1109 kvm_flush_remote_tlbs(vcpu->kvm);
ac1b714e
AK
1110}
1111
0028425f
AK
1112static void mmu_pte_write_new_pte(struct kvm_vcpu *vcpu,
1113 struct kvm_mmu_page *page,
1114 u64 *spte,
1115 const void *new, int bytes)
1116{
1117 if (page->role.level != PT_PAGE_TABLE_LEVEL)
1118 return;
1119
1120 if (page->role.glevels == PT32_ROOT_LEVEL)
1121 paging32_update_pte(vcpu, page, spte, new, bytes);
1122 else
1123 paging64_update_pte(vcpu, page, spte, new, bytes);
1124}
1125
09072daf
AK
1126void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
1127 const u8 *old, const u8 *new, int bytes)
da4a00f0 1128{
9b7a0325
AK
1129 gfn_t gfn = gpa >> PAGE_SHIFT;
1130 struct kvm_mmu_page *page;
0e7bc4b9 1131 struct hlist_node *node, *n;
9b7a0325
AK
1132 struct hlist_head *bucket;
1133 unsigned index;
1134 u64 *spte;
9b7a0325 1135 unsigned offset = offset_in_page(gpa);
0e7bc4b9 1136 unsigned pte_size;
9b7a0325 1137 unsigned page_offset;
0e7bc4b9 1138 unsigned misaligned;
fce0657f 1139 unsigned quadrant;
9b7a0325 1140 int level;
86a5ba02 1141 int flooded = 0;
ac1b714e 1142 int npte;
9b7a0325 1143
da4a00f0 1144 pgprintk("%s: gpa %llx bytes %d\n", __FUNCTION__, gpa, bytes);
86a5ba02
AK
1145 if (gfn == vcpu->last_pt_write_gfn) {
1146 ++vcpu->last_pt_write_count;
1147 if (vcpu->last_pt_write_count >= 3)
1148 flooded = 1;
1149 } else {
1150 vcpu->last_pt_write_gfn = gfn;
1151 vcpu->last_pt_write_count = 1;
1152 }
9b7a0325
AK
1153 index = kvm_page_table_hashfn(gfn) % KVM_NUM_MMU_PAGES;
1154 bucket = &vcpu->kvm->mmu_page_hash[index];
0e7bc4b9 1155 hlist_for_each_entry_safe(page, node, n, bucket, hash_link) {
9b7a0325
AK
1156 if (page->gfn != gfn || page->role.metaphysical)
1157 continue;
0e7bc4b9
AK
1158 pte_size = page->role.glevels == PT32_ROOT_LEVEL ? 4 : 8;
1159 misaligned = (offset ^ (offset + bytes - 1)) & ~(pte_size - 1);
e925c5ba 1160 misaligned |= bytes < 4;
86a5ba02 1161 if (misaligned || flooded) {
0e7bc4b9
AK
1162 /*
1163 * Misaligned accesses are too much trouble to fix
1164 * up; also, they usually indicate a page is not used
1165 * as a page table.
86a5ba02
AK
1166 *
1167 * If we're seeing too many writes to a page,
1168 * it may no longer be a page table, or we may be
1169 * forking, in which case it is better to unmap the
1170 * page.
0e7bc4b9
AK
1171 */
1172 pgprintk("misaligned: gpa %llx bytes %d role %x\n",
1173 gpa, bytes, page->role.word);
90cb0529 1174 kvm_mmu_zap_page(vcpu->kvm, page);
0e7bc4b9
AK
1175 continue;
1176 }
9b7a0325
AK
1177 page_offset = offset;
1178 level = page->role.level;
ac1b714e 1179 npte = 1;
9b7a0325 1180 if (page->role.glevels == PT32_ROOT_LEVEL) {
ac1b714e
AK
1181 page_offset <<= 1; /* 32->64 */
1182 /*
1183 * A 32-bit pde maps 4MB while the shadow pdes map
1184 * only 2MB. So we need to double the offset again
1185 * and zap two pdes instead of one.
1186 */
1187 if (level == PT32_ROOT_LEVEL) {
6b8d0f9b 1188 page_offset &= ~7; /* kill rounding error */
ac1b714e
AK
1189 page_offset <<= 1;
1190 npte = 2;
1191 }
fce0657f 1192 quadrant = page_offset >> PAGE_SHIFT;
9b7a0325 1193 page_offset &= ~PAGE_MASK;
fce0657f
AK
1194 if (quadrant != page->role.quadrant)
1195 continue;
9b7a0325 1196 }
47ad8e68 1197 spte = &page->spt[page_offset / sizeof(*spte)];
ac1b714e 1198 while (npte--) {
09072daf 1199 mmu_pte_write_zap_pte(vcpu, page, spte);
0028425f 1200 mmu_pte_write_new_pte(vcpu, page, spte, new, bytes);
ac1b714e 1201 ++spte;
9b7a0325 1202 }
9b7a0325 1203 }
da4a00f0
AK
1204}
1205
a436036b
AK
1206int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva)
1207{
1208 gpa_t gpa = vcpu->mmu.gva_to_gpa(vcpu, gva);
1209
1210 return kvm_mmu_unprotect_page(vcpu, gpa >> PAGE_SHIFT);
1211}
1212
22d95b12 1213void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu)
ebeace86
AK
1214{
1215 while (vcpu->kvm->n_free_mmu_pages < KVM_REFILL_PAGES) {
1216 struct kvm_mmu_page *page;
1217
1218 page = container_of(vcpu->kvm->active_mmu_pages.prev,
1219 struct kvm_mmu_page, link);
90cb0529 1220 kvm_mmu_zap_page(vcpu->kvm, page);
ebeace86
AK
1221 }
1222}
ebeace86 1223
6aa8b732
AK
1224static void free_mmu_pages(struct kvm_vcpu *vcpu)
1225{
f51234c2 1226 struct kvm_mmu_page *page;
6aa8b732 1227
f51234c2
AK
1228 while (!list_empty(&vcpu->kvm->active_mmu_pages)) {
1229 page = container_of(vcpu->kvm->active_mmu_pages.next,
1230 struct kvm_mmu_page, link);
90cb0529 1231 kvm_mmu_zap_page(vcpu->kvm, page);
f51234c2 1232 }
17ac10ad 1233 free_page((unsigned long)vcpu->mmu.pae_root);
6aa8b732
AK
1234}
1235
1236static int alloc_mmu_pages(struct kvm_vcpu *vcpu)
1237{
17ac10ad 1238 struct page *page;
6aa8b732
AK
1239 int i;
1240
1241 ASSERT(vcpu);
1242
d3d25b04 1243 vcpu->kvm->n_free_mmu_pages = KVM_NUM_MMU_PAGES;
17ac10ad
AK
1244
1245 /*
1246 * When emulating 32-bit mode, cr3 is only 32 bits even on x86_64.
1247 * Therefore we need to allocate shadow page tables in the first
1248 * 4GB of memory, which happens to fit the DMA32 zone.
1249 */
1250 page = alloc_page(GFP_KERNEL | __GFP_DMA32);
1251 if (!page)
1252 goto error_1;
1253 vcpu->mmu.pae_root = page_address(page);
1254 for (i = 0; i < 4; ++i)
1255 vcpu->mmu.pae_root[i] = INVALID_PAGE;
1256
6aa8b732
AK
1257 return 0;
1258
1259error_1:
1260 free_mmu_pages(vcpu);
1261 return -ENOMEM;
1262}
1263
8018c27b 1264int kvm_mmu_create(struct kvm_vcpu *vcpu)
6aa8b732 1265{
6aa8b732
AK
1266 ASSERT(vcpu);
1267 ASSERT(!VALID_PAGE(vcpu->mmu.root_hpa));
6aa8b732 1268
8018c27b
IM
1269 return alloc_mmu_pages(vcpu);
1270}
6aa8b732 1271
8018c27b
IM
1272int kvm_mmu_setup(struct kvm_vcpu *vcpu)
1273{
1274 ASSERT(vcpu);
1275 ASSERT(!VALID_PAGE(vcpu->mmu.root_hpa));
2c264957 1276
8018c27b 1277 return init_kvm_mmu(vcpu);
6aa8b732
AK
1278}
1279
1280void kvm_mmu_destroy(struct kvm_vcpu *vcpu)
1281{
1282 ASSERT(vcpu);
1283
1284 destroy_kvm_mmu(vcpu);
1285 free_mmu_pages(vcpu);
714b93da 1286 mmu_free_memory_caches(vcpu);
6aa8b732
AK
1287}
1288
90cb0529 1289void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot)
6aa8b732
AK
1290{
1291 struct kvm_mmu_page *page;
1292
1293 list_for_each_entry(page, &kvm->active_mmu_pages, link) {
1294 int i;
1295 u64 *pt;
1296
1297 if (!test_bit(slot, &page->slot_bitmap))
1298 continue;
1299
47ad8e68 1300 pt = page->spt;
6aa8b732
AK
1301 for (i = 0; i < PT64_ENT_PER_PAGE; ++i)
1302 /* avoid RMW */
cd4a4e53 1303 if (pt[i] & PT_WRITABLE_MASK) {
90cb0529 1304 rmap_remove(&pt[i]);
6aa8b732 1305 pt[i] &= ~PT_WRITABLE_MASK;
cd4a4e53 1306 }
6aa8b732
AK
1307 }
1308}
37a7d8b0 1309
90cb0529 1310void kvm_mmu_zap_all(struct kvm *kvm)
e0fa826f 1311{
90cb0529 1312 struct kvm_mmu_page *page, *node;
e0fa826f 1313
90cb0529
AK
1314 list_for_each_entry_safe(page, node, &kvm->active_mmu_pages, link)
1315 kvm_mmu_zap_page(kvm, page);
e0fa826f 1316
90cb0529 1317 kvm_flush_remote_tlbs(kvm);
e0fa826f
DL
1318}
1319
b5a33a75
AK
1320void kvm_mmu_module_exit(void)
1321{
1322 if (pte_chain_cache)
1323 kmem_cache_destroy(pte_chain_cache);
1324 if (rmap_desc_cache)
1325 kmem_cache_destroy(rmap_desc_cache);
d3d25b04
AK
1326 if (mmu_page_header_cache)
1327 kmem_cache_destroy(mmu_page_header_cache);
b5a33a75
AK
1328}
1329
1330int kvm_mmu_module_init(void)
1331{
1332 pte_chain_cache = kmem_cache_create("kvm_pte_chain",
1333 sizeof(struct kvm_pte_chain),
20c2df83 1334 0, 0, NULL);
b5a33a75
AK
1335 if (!pte_chain_cache)
1336 goto nomem;
1337 rmap_desc_cache = kmem_cache_create("kvm_rmap_desc",
1338 sizeof(struct kvm_rmap_desc),
20c2df83 1339 0, 0, NULL);
b5a33a75
AK
1340 if (!rmap_desc_cache)
1341 goto nomem;
1342
d3d25b04
AK
1343 mmu_page_header_cache = kmem_cache_create("kvm_mmu_page_header",
1344 sizeof(struct kvm_mmu_page),
20c2df83 1345 0, 0, NULL);
d3d25b04
AK
1346 if (!mmu_page_header_cache)
1347 goto nomem;
1348
b5a33a75
AK
1349 return 0;
1350
1351nomem:
1352 kvm_mmu_module_exit();
1353 return -ENOMEM;
1354}
1355
37a7d8b0
AK
1356#ifdef AUDIT
1357
1358static const char *audit_msg;
1359
1360static gva_t canonicalize(gva_t gva)
1361{
1362#ifdef CONFIG_X86_64
1363 gva = (long long)(gva << 16) >> 16;
1364#endif
1365 return gva;
1366}
1367
1368static void audit_mappings_page(struct kvm_vcpu *vcpu, u64 page_pte,
1369 gva_t va, int level)
1370{
1371 u64 *pt = __va(page_pte & PT64_BASE_ADDR_MASK);
1372 int i;
1373 gva_t va_delta = 1ul << (PAGE_SHIFT + 9 * (level - 1));
1374
1375 for (i = 0; i < PT64_ENT_PER_PAGE; ++i, va += va_delta) {
1376 u64 ent = pt[i];
1377
2807696c 1378 if (!(ent & PT_PRESENT_MASK))
37a7d8b0
AK
1379 continue;
1380
1381 va = canonicalize(va);
1382 if (level > 1)
1383 audit_mappings_page(vcpu, ent, va, level - 1);
1384 else {
1385 gpa_t gpa = vcpu->mmu.gva_to_gpa(vcpu, va);
1386 hpa_t hpa = gpa_to_hpa(vcpu, gpa);
1387
1388 if ((ent & PT_PRESENT_MASK)
1389 && (ent & PT64_BASE_ADDR_MASK) != hpa)
1390 printk(KERN_ERR "audit error: (%s) levels %d"
1391 " gva %lx gpa %llx hpa %llx ent %llx\n",
1392 audit_msg, vcpu->mmu.root_level,
1393 va, gpa, hpa, ent);
1394 }
1395 }
1396}
1397
1398static void audit_mappings(struct kvm_vcpu *vcpu)
1399{
1ea252af 1400 unsigned i;
37a7d8b0
AK
1401
1402 if (vcpu->mmu.root_level == 4)
1403 audit_mappings_page(vcpu, vcpu->mmu.root_hpa, 0, 4);
1404 else
1405 for (i = 0; i < 4; ++i)
1406 if (vcpu->mmu.pae_root[i] & PT_PRESENT_MASK)
1407 audit_mappings_page(vcpu,
1408 vcpu->mmu.pae_root[i],
1409 i << 30,
1410 2);
1411}
1412
1413static int count_rmaps(struct kvm_vcpu *vcpu)
1414{
1415 int nmaps = 0;
1416 int i, j, k;
1417
1418 for (i = 0; i < KVM_MEMORY_SLOTS; ++i) {
1419 struct kvm_memory_slot *m = &vcpu->kvm->memslots[i];
1420 struct kvm_rmap_desc *d;
1421
1422 for (j = 0; j < m->npages; ++j) {
1423 struct page *page = m->phys_mem[j];
1424
1425 if (!page->private)
1426 continue;
1427 if (!(page->private & 1)) {
1428 ++nmaps;
1429 continue;
1430 }
1431 d = (struct kvm_rmap_desc *)(page->private & ~1ul);
1432 while (d) {
1433 for (k = 0; k < RMAP_EXT; ++k)
1434 if (d->shadow_ptes[k])
1435 ++nmaps;
1436 else
1437 break;
1438 d = d->more;
1439 }
1440 }
1441 }
1442 return nmaps;
1443}
1444
1445static int count_writable_mappings(struct kvm_vcpu *vcpu)
1446{
1447 int nmaps = 0;
1448 struct kvm_mmu_page *page;
1449 int i;
1450
1451 list_for_each_entry(page, &vcpu->kvm->active_mmu_pages, link) {
47ad8e68 1452 u64 *pt = page->spt;
37a7d8b0
AK
1453
1454 if (page->role.level != PT_PAGE_TABLE_LEVEL)
1455 continue;
1456
1457 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
1458 u64 ent = pt[i];
1459
1460 if (!(ent & PT_PRESENT_MASK))
1461 continue;
1462 if (!(ent & PT_WRITABLE_MASK))
1463 continue;
1464 ++nmaps;
1465 }
1466 }
1467 return nmaps;
1468}
1469
1470static void audit_rmap(struct kvm_vcpu *vcpu)
1471{
1472 int n_rmap = count_rmaps(vcpu);
1473 int n_actual = count_writable_mappings(vcpu);
1474
1475 if (n_rmap != n_actual)
1476 printk(KERN_ERR "%s: (%s) rmap %d actual %d\n",
1477 __FUNCTION__, audit_msg, n_rmap, n_actual);
1478}
1479
1480static void audit_write_protection(struct kvm_vcpu *vcpu)
1481{
1482 struct kvm_mmu_page *page;
1483
1484 list_for_each_entry(page, &vcpu->kvm->active_mmu_pages, link) {
1485 hfn_t hfn;
1486 struct page *pg;
1487
1488 if (page->role.metaphysical)
1489 continue;
1490
1491 hfn = gpa_to_hpa(vcpu, (gpa_t)page->gfn << PAGE_SHIFT)
1492 >> PAGE_SHIFT;
1493 pg = pfn_to_page(hfn);
1494 if (pg->private)
1495 printk(KERN_ERR "%s: (%s) shadow page has writable"
1496 " mappings: gfn %lx role %x\n",
1497 __FUNCTION__, audit_msg, page->gfn,
1498 page->role.word);
1499 }
1500}
1501
1502static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg)
1503{
1504 int olddbg = dbg;
1505
1506 dbg = 0;
1507 audit_msg = msg;
1508 audit_rmap(vcpu);
1509 audit_write_protection(vcpu);
1510 audit_mappings(vcpu);
1511 dbg = olddbg;
1512}
1513
1514#endif