]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/kvm/svm.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] Update CREDITS and MAINTAINERS entries for Lennert Buytenhek
[mirror_ubuntu-artful-kernel.git] / drivers / kvm / svm.c
CommitLineData
6aa8b732
AK		 1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * AMD SVM support
5 *
6 * Copyright (C) 2006 Qumranet, Inc.
7 *
8 * Authors:
9 * Yaniv Kamay <yaniv@qumranet.com>
10 * Avi Kivity <avi@qumranet.com>
11 *
12 * This work is licensed under the terms of the GNU GPL, version 2. See
13 * the COPYING file in the top-level directory.
14 *
15 */
16
17#include <linux/module.h>
18#include <linux/vmalloc.h>
19#include <linux/highmem.h>
20#include <asm/desc.h>
21
22#include "kvm_svm.h"
23#include "x86_emulate.h"
24
25MODULE_AUTHOR("Qumranet");
26MODULE_LICENSE("GPL");
27
28#define IOPM_ALLOC_ORDER 2
29#define MSRPM_ALLOC_ORDER 1
30
31#define DB_VECTOR 1
32#define UD_VECTOR 6
33#define GP_VECTOR 13
34
35#define DR7_GD_MASK (1 << 13)
36#define DR6_BD_MASK (1 << 13)
37#define CR4_DE_MASK (1UL << 3)
38
39#define SEG_TYPE_LDT 2
40#define SEG_TYPE_BUSY_TSS16 3
41
42#define KVM_EFER_LMA (1 << 10)
43#define KVM_EFER_LME (1 << 8)
44
45unsigned long iopm_base;
46unsigned long msrpm_base;
47
48struct kvm_ldttss_desc {
49 u16 limit0;
50 u16 base0;
51 unsigned base1 : 8, type : 5, dpl : 2, p : 1;
52 unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8;
53 u32 base3;
54 u32 zero1;
55} __attribute__((packed));
56
57struct svm_cpu_data {
58 int cpu;
59
60 uint64_t asid_generation;
61 uint32_t max_asid;
62 uint32_t next_asid;
63 struct kvm_ldttss_desc *tss_desc;
64
65 struct page *save_area;
66};
67
68static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data);
69
70struct svm_init_data {
71 int cpu;
72 int r;
73};
74
75static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000};
76
77#define NUM_MSR_MAPS (sizeof(msrpm_ranges) / sizeof(*msrpm_ranges))
78#define MSRS_RANGE_SIZE 2048
79#define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2)
80
81#define MAX_INST_SIZE 15
82
83static unsigned get_addr_size(struct kvm_vcpu *vcpu)
84{
85 struct vmcb_save_area *sa = &vcpu->svm->vmcb->save;
86 u16 cs_attrib;
87
88 if (!(sa->cr0 & CR0_PE_MASK) || (sa->rflags & X86_EFLAGS_VM))
89 return 2;
90
91 cs_attrib = sa->cs.attrib;
92
93 return (cs_attrib & SVM_SELECTOR_L_MASK) ? 8 :
94 (cs_attrib & SVM_SELECTOR_DB_MASK) ? 4 : 2;
95}
96
97static inline u8 pop_irq(struct kvm_vcpu *vcpu)
98{
99 int word_index = __ffs(vcpu->irq_summary);
100 int bit_index = __ffs(vcpu->irq_pending[word_index]);
101 int irq = word_index * BITS_PER_LONG + bit_index;
102
103 clear_bit(bit_index, &vcpu->irq_pending[word_index]);
104 if (!vcpu->irq_pending[word_index])
105 clear_bit(word_index, &vcpu->irq_summary);
106 return irq;
107}
108
109static inline void push_irq(struct kvm_vcpu *vcpu, u8 irq)
110{
111 set_bit(irq, vcpu->irq_pending);
112 set_bit(irq / BITS_PER_LONG, &vcpu->irq_summary);
113}
114
115static inline void clgi(void)
116{
117 asm volatile (SVM_CLGI);
118}
119
120static inline void stgi(void)
121{
122 asm volatile (SVM_STGI);
123}
124
125static inline void invlpga(unsigned long addr, u32 asid)
126{
127 asm volatile (SVM_INVLPGA :: "a"(addr), "c"(asid));
128}
129
130static inline unsigned long kvm_read_cr2(void)
131{
132 unsigned long cr2;
133
134 asm volatile ("mov %%cr2, %0" : "=r" (cr2));
135 return cr2;
136}
137
138static inline void kvm_write_cr2(unsigned long val)
139{
140 asm volatile ("mov %0, %%cr2" :: "r" (val));
141}
142
143static inline unsigned long read_dr6(void)
144{
145 unsigned long dr6;
146
147 asm volatile ("mov %%dr6, %0" : "=r" (dr6));
148 return dr6;
149}
150
151static inline void write_dr6(unsigned long val)
152{
153 asm volatile ("mov %0, %%dr6" :: "r" (val));
154}
155
156static inline unsigned long read_dr7(void)
157{
158 unsigned long dr7;
159
160 asm volatile ("mov %%dr7, %0" : "=r" (dr7));
161 return dr7;
162}
163
164static inline void write_dr7(unsigned long val)
165{
166 asm volatile ("mov %0, %%dr7" :: "r" (val));
167}
168
169static inline int svm_is_long_mode(struct kvm_vcpu *vcpu)
170{
171 return vcpu->svm->vmcb->save.efer & KVM_EFER_LMA;
172}
173
174static inline void force_new_asid(struct kvm_vcpu *vcpu)
175{
176 vcpu->svm->asid_generation--;
177}
178
179static inline void flush_guest_tlb(struct kvm_vcpu *vcpu)
180{
181 force_new_asid(vcpu);
182}
183
184static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer)
185{
186 if (!(efer & KVM_EFER_LMA))
187 efer &= ~KVM_EFER_LME;
188
189 vcpu->svm->vmcb->save.efer = efer | MSR_EFER_SVME_MASK;
190 vcpu->shadow_efer = efer;
191}
192
193static void svm_inject_gp(struct kvm_vcpu *vcpu, unsigned error_code)
194{
195 vcpu->svm->vmcb->control.event_inj = SVM_EVTINJ_VALID |
196 SVM_EVTINJ_VALID_ERR |
197 SVM_EVTINJ_TYPE_EXEPT |
198 GP_VECTOR;
199 vcpu->svm->vmcb->control.event_inj_err = error_code;
200}
201
202static void inject_ud(struct kvm_vcpu *vcpu)
203{
204 vcpu->svm->vmcb->control.event_inj = SVM_EVTINJ_VALID |
205 SVM_EVTINJ_TYPE_EXEPT |
206 UD_VECTOR;
207}
208
209static void inject_db(struct kvm_vcpu *vcpu)
210{
211 vcpu->svm->vmcb->control.event_inj = SVM_EVTINJ_VALID |
212 SVM_EVTINJ_TYPE_EXEPT |
213 DB_VECTOR;
214}
215
216static int is_page_fault(uint32_t info)
217{
218 info &= SVM_EVTINJ_VEC_MASK | SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
219 return info == (PF_VECTOR | SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_EXEPT);
220}
221
222static int is_external_interrupt(u32 info)
223{
224 info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID;
225 return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR);
226}
227
228static void skip_emulated_instruction(struct kvm_vcpu *vcpu)
229{
230 if (!vcpu->svm->next_rip) {
231 printk(KERN_DEBUG "%s: NOP\n", __FUNCTION__);
232 return;
233 }
234 if (vcpu->svm->next_rip - vcpu->svm->vmcb->save.rip > 15) {
235 printk(KERN_ERR "%s: ip 0x%llx next 0x%llx\n",
236 __FUNCTION__,
237 vcpu->svm->vmcb->save.rip,
238 vcpu->svm->next_rip);
239 }
240
241 vcpu->rip = vcpu->svm->vmcb->save.rip = vcpu->svm->next_rip;
242 vcpu->svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK;
243}
244
245static int has_svm(void)
246{
247 uint32_t eax, ebx, ecx, edx;
248
249 if (current_cpu_data.x86_vendor != X86_VENDOR_AMD) {
250 printk(KERN_INFO "has_svm: not amd\n");
251 return 0;
252 }
253
254 cpuid(0x80000000, &eax, &ebx, &ecx, &edx);
255 if (eax < SVM_CPUID_FUNC) {
256 printk(KERN_INFO "has_svm: can't execute cpuid_8000000a\n");
257 return 0;
258 }
259
260 cpuid(0x80000001, &eax, &ebx, &ecx, &edx);
261 if (!(ecx & (1 << SVM_CPUID_FEATURE_SHIFT))) {
262 printk(KERN_DEBUG "has_svm: svm not available\n");
263 return 0;
264 }
265 return 1;
266}
267
268static void svm_hardware_disable(void *garbage)
269{
270 struct svm_cpu_data *svm_data
271 = per_cpu(svm_data, raw_smp_processor_id());
272
273 if (svm_data) {
274 uint64_t efer;
275
276 wrmsrl(MSR_VM_HSAVE_PA, 0);
277 rdmsrl(MSR_EFER, efer);
278 wrmsrl(MSR_EFER, efer & ~MSR_EFER_SVME_MASK);
279 per_cpu(svm_data, raw_smp_processor_id()) = 0;
280 __free_page(svm_data->save_area);
281 kfree(svm_data);
282 }
283}
284
285static void svm_hardware_enable(void *garbage)
286{
287
288 struct svm_cpu_data *svm_data;
289 uint64_t efer;
05b3e0c2 290#ifdef CONFIG_X86_64
6aa8b732
AK		 291 struct desc_ptr gdt_descr;
292#else
293 struct Xgt_desc_struct gdt_descr;
294#endif
295 struct desc_struct *gdt;
296 int me = raw_smp_processor_id();
297
298 if (!has_svm()) {
299 printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me);
300 return;
301 }
302 svm_data = per_cpu(svm_data, me);
303
304 if (!svm_data) {
305 printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n",
306 me);
307 return;
308 }
309
310 svm_data->asid_generation = 1;
311 svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1;
312 svm_data->next_asid = svm_data->max_asid + 1;
313
314 asm volatile ( "sgdt %0" : "=m"(gdt_descr) );
315 gdt = (struct desc_struct *)gdt_descr.address;
316 svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS);
317
318 rdmsrl(MSR_EFER, efer);
319 wrmsrl(MSR_EFER, efer | MSR_EFER_SVME_MASK);
320
321 wrmsrl(MSR_VM_HSAVE_PA,
322 page_to_pfn(svm_data->save_area) << PAGE_SHIFT);
323}
324
325static int svm_cpu_init(int cpu)
326{
327 struct svm_cpu_data *svm_data;
328 int r;
329
330 svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL);
331 if (!svm_data)
332 return -ENOMEM;
333 svm_data->cpu = cpu;
334 svm_data->save_area = alloc_page(GFP_KERNEL);
335 r = -ENOMEM;
336 if (!svm_data->save_area)
337 goto err_1;
338
339 per_cpu(svm_data, cpu) = svm_data;
340
341 return 0;
342
343err_1:
344 kfree(svm_data);
345 return r;
346
347}
348
349static int set_msr_interception(u32 *msrpm, unsigned msr,
350 int read, int write)
351{
352 int i;
353
354 for (i = 0; i < NUM_MSR_MAPS; i++) {
355 if (msr >= msrpm_ranges[i] &&
356 msr < msrpm_ranges[i] + MSRS_IN_RANGE) {
357 u32 msr_offset = (i * MSRS_IN_RANGE + msr -
358 msrpm_ranges[i]) * 2;
359
360 u32 *base = msrpm + (msr_offset / 32);
361 u32 msr_shift = msr_offset % 32;
362 u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1);
363 *base = (*base & ~(0x3 << msr_shift)) |
364 (mask << msr_shift);
365 return 1;
366 }
367 }
368 printk(KERN_DEBUG "%s: not found 0x%x\n", __FUNCTION__, msr);
369 return 0;
370}
371
372static __init int svm_hardware_setup(void)
373{
374 int cpu;
375 struct page *iopm_pages;
376 struct page *msrpm_pages;
377 void *msrpm_va;
378 int r;
379
873a7c42 380 kvm_emulator_want_group7_invlpg();
6aa8b732
AK		 381
382 iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER);
383
384 if (!iopm_pages)
385 return -ENOMEM;
386 memset(page_address(iopm_pages), 0xff,
387 PAGE_SIZE * (1 << IOPM_ALLOC_ORDER));
388 iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT;
389
390
391 msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER);
392
393 r = -ENOMEM;
394 if (!msrpm_pages)
395 goto err_1;
396
397 msrpm_va = page_address(msrpm_pages);
398 memset(msrpm_va, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER));
399 msrpm_base = page_to_pfn(msrpm_pages) << PAGE_SHIFT;
400
05b3e0c2 401#ifdef CONFIG_X86_64
6aa8b732
AK		 402 set_msr_interception(msrpm_va, MSR_GS_BASE, 1, 1);
403 set_msr_interception(msrpm_va, MSR_FS_BASE, 1, 1);
404 set_msr_interception(msrpm_va, MSR_KERNEL_GS_BASE, 1, 1);
6aa8b732
AK		 405 set_msr_interception(msrpm_va, MSR_LSTAR, 1, 1);
406 set_msr_interception(msrpm_va, MSR_CSTAR, 1, 1);
407 set_msr_interception(msrpm_va, MSR_SYSCALL_MASK, 1, 1);
408#endif
0e859cac 409 set_msr_interception(msrpm_va, MSR_K6_STAR, 1, 1);
6aa8b732
AK		 410 set_msr_interception(msrpm_va, MSR_IA32_SYSENTER_CS, 1, 1);
411 set_msr_interception(msrpm_va, MSR_IA32_SYSENTER_ESP, 1, 1);
412 set_msr_interception(msrpm_va, MSR_IA32_SYSENTER_EIP, 1, 1);
413
414 for_each_online_cpu(cpu) {
415 r = svm_cpu_init(cpu);
416 if (r)
417 goto err_2;
418 }
419 return 0;
420
421err_2:
422 __free_pages(msrpm_pages, MSRPM_ALLOC_ORDER);
423 msrpm_base = 0;
424err_1:
425 __free_pages(iopm_pages, IOPM_ALLOC_ORDER);
426 iopm_base = 0;
427 return r;
428}
429
430static __exit void svm_hardware_unsetup(void)
431{
432 __free_pages(pfn_to_page(msrpm_base >> PAGE_SHIFT), MSRPM_ALLOC_ORDER);
433 __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER);
434 iopm_base = msrpm_base = 0;
435}
436
437static void init_seg(struct vmcb_seg *seg)
438{
439 seg->selector = 0;
440 seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK |
441 SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */
442 seg->limit = 0xffff;
443 seg->base = 0;
444}
445
446static void init_sys_seg(struct vmcb_seg *seg, uint32_t type)
447{
448 seg->selector = 0;
449 seg->attrib = SVM_SELECTOR_P_MASK | type;
450 seg->limit = 0xffff;
451 seg->base = 0;
452}
453
454static int svm_vcpu_setup(struct kvm_vcpu *vcpu)
455{
456 return 0;
457}
458
459static void init_vmcb(struct vmcb *vmcb)
460{
461 struct vmcb_control_area *control = &vmcb->control;
462 struct vmcb_save_area *save = &vmcb->save;
463 u64 tsc;
464
465 control->intercept_cr_read = INTERCEPT_CR0_MASK |
466 INTERCEPT_CR3_MASK |
467 INTERCEPT_CR4_MASK;
468
469 control->intercept_cr_write = INTERCEPT_CR0_MASK |
470 INTERCEPT_CR3_MASK |
471 INTERCEPT_CR4_MASK;
472
473 control->intercept_dr_read = INTERCEPT_DR0_MASK |
474 INTERCEPT_DR1_MASK |
475 INTERCEPT_DR2_MASK |
476 INTERCEPT_DR3_MASK;
477
478 control->intercept_dr_write = INTERCEPT_DR0_MASK |
479 INTERCEPT_DR1_MASK |
480 INTERCEPT_DR2_MASK |
481 INTERCEPT_DR3_MASK |
482 INTERCEPT_DR5_MASK |
483 INTERCEPT_DR7_MASK;
484
485 control->intercept_exceptions = 1 << PF_VECTOR;
486
487
488 control->intercept = (1ULL << INTERCEPT_INTR) |
489 (1ULL << INTERCEPT_NMI) |
490 /*
491 * selective cr0 intercept bug?
492 * 0: 0f 22 d8 mov %eax,%cr3
493 * 3: 0f 20 c0 mov %cr0,%eax
494 * 6: 0d 00 00 00 80 or $0x80000000,%eax
495 * b: 0f 22 c0 mov %eax,%cr0
496 * set cr3 ->interception
497 * get cr0 ->interception
498 * set cr0 -> no interception
499 */
500 /* (1ULL << INTERCEPT_SELECTIVE_CR0) | */
501 (1ULL << INTERCEPT_CPUID) |
502 (1ULL << INTERCEPT_HLT) |
503 (1ULL << INTERCEPT_INVLPG) |
504 (1ULL << INTERCEPT_INVLPGA) |
505 (1ULL << INTERCEPT_IOIO_PROT) |
506 (1ULL << INTERCEPT_MSR_PROT) |
507 (1ULL << INTERCEPT_TASK_SWITCH) |
508 (1ULL << INTERCEPT_VMRUN) |
509 (1ULL << INTERCEPT_VMMCALL) |
510 (1ULL << INTERCEPT_VMLOAD) |
511 (1ULL << INTERCEPT_VMSAVE) |
512 (1ULL << INTERCEPT_STGI) |
513 (1ULL << INTERCEPT_CLGI) |
514 (1ULL << INTERCEPT_SKINIT);
515
516 control->iopm_base_pa = iopm_base;
517 control->msrpm_base_pa = msrpm_base;
518 rdtscll(tsc);
519 control->tsc_offset = -tsc;
520 control->int_ctl = V_INTR_MASKING_MASK;
521
522 init_seg(&save->es);
523 init_seg(&save->ss);
524 init_seg(&save->ds);
525 init_seg(&save->fs);
526 init_seg(&save->gs);
527
528 save->cs.selector = 0xf000;
529 /* Executable/Readable Code Segment */
530 save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK |
531 SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK;
532 save->cs.limit = 0xffff;
533 save->cs.base = 0xffff0000;
534
535 save->gdtr.limit = 0xffff;
536 save->idtr.limit = 0xffff;
537
538 init_sys_seg(&save->ldtr, SEG_TYPE_LDT);
539 init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16);
540
541 save->efer = MSR_EFER_SVME_MASK;
542
543 save->dr6 = 0xffff0ff0;
544 save->dr7 = 0x400;
545 save->rflags = 2;
546 save->rip = 0x0000fff0;
547
548 /*
549 * cr0 val on cpu init should be 0x60000010, we enable cpu
550 * cache by default. the orderly way is to enable cache in bios.
551 */
552 save->cr0 = 0x00000010 | CR0_PG_MASK;
553 save->cr4 = CR4_PAE_MASK;
554 /* rdx = ?? */
555}
556
557static int svm_create_vcpu(struct kvm_vcpu *vcpu)
558{
559 struct page *page;
560 int r;
561
562 r = -ENOMEM;
563 vcpu->svm = kzalloc(sizeof *vcpu->svm, GFP_KERNEL);
564 if (!vcpu->svm)
565 goto out1;
566 page = alloc_page(GFP_KERNEL);
567 if (!page)
568 goto out2;
569
570 vcpu->svm->vmcb = page_address(page);
571 memset(vcpu->svm->vmcb, 0, PAGE_SIZE);
572 vcpu->svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT;
573 vcpu->svm->cr0 = 0x00000010;
574 vcpu->svm->asid_generation = 0;
575 memset(vcpu->svm->db_regs, 0, sizeof(vcpu->svm->db_regs));
576 init_vmcb(vcpu->svm->vmcb);
577
36241b8c
AK		 578 fx_init(vcpu);
579
6aa8b732
AK		 580 return 0;
581
582out2:
583 kfree(vcpu->svm);
584out1:
585 return r;
586}
587
588static void svm_free_vcpu(struct kvm_vcpu *vcpu)
589{
590 if (!vcpu->svm)
591 return;
592 if (vcpu->svm->vmcb)
593 __free_page(pfn_to_page(vcpu->svm->vmcb_pa >> PAGE_SHIFT));
594 kfree(vcpu->svm);
595}
596
597static struct kvm_vcpu *svm_vcpu_load(struct kvm_vcpu *vcpu)
598{
599 get_cpu();
600 return vcpu;
601}
602
603static void svm_vcpu_put(struct kvm_vcpu *vcpu)
604{
605 put_cpu();
606}
607
608static void svm_cache_regs(struct kvm_vcpu *vcpu)
609{
610 vcpu->regs[VCPU_REGS_RAX] = vcpu->svm->vmcb->save.rax;
611 vcpu->regs[VCPU_REGS_RSP] = vcpu->svm->vmcb->save.rsp;
612 vcpu->rip = vcpu->svm->vmcb->save.rip;
613}
614
615static void svm_decache_regs(struct kvm_vcpu *vcpu)
616{
617 vcpu->svm->vmcb->save.rax = vcpu->regs[VCPU_REGS_RAX];
618 vcpu->svm->vmcb->save.rsp = vcpu->regs[VCPU_REGS_RSP];
619 vcpu->svm->vmcb->save.rip = vcpu->rip;
620}
621
622static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu)
623{
624 return vcpu->svm->vmcb->save.rflags;
625}
626
627static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags)
628{
629 vcpu->svm->vmcb->save.rflags = rflags;
630}
631
632static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg)
633{
634 struct vmcb_save_area *save = &vcpu->svm->vmcb->save;
635
636 switch (seg) {
637 case VCPU_SREG_CS: return &save->cs;
638 case VCPU_SREG_DS: return &save->ds;
639 case VCPU_SREG_ES: return &save->es;
640 case VCPU_SREG_FS: return &save->fs;
641 case VCPU_SREG_GS: return &save->gs;
642 case VCPU_SREG_SS: return &save->ss;
643 case VCPU_SREG_TR: return &save->tr;
644 case VCPU_SREG_LDTR: return &save->ldtr;
645 }
646 BUG();
647 return 0;
648}
649
650static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg)
651{
652 struct vmcb_seg *s = svm_seg(vcpu, seg);
653
654 return s->base;
655}
656
657static void svm_get_segment(struct kvm_vcpu *vcpu,
658 struct kvm_segment *var, int seg)
659{
660 struct vmcb_seg *s = svm_seg(vcpu, seg);
661
662 var->base = s->base;
663 var->limit = s->limit;
664 var->selector = s->selector;
665 var->type = s->attrib & SVM_SELECTOR_TYPE_MASK;
666 var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1;
667 var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3;
668 var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1;
669 var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1;
670 var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
671 var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
672 var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1;
673 var->unusable = !var->present;
674}
675
676static void svm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l)
677{
678 struct vmcb_seg *s = svm_seg(vcpu, VCPU_SREG_CS);
679
680 *db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1;
681 *l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1;
682}
683
684static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
685{
686 dt->limit = vcpu->svm->vmcb->save.ldtr.limit;
687 dt->base = vcpu->svm->vmcb->save.ldtr.base;
688}
689
690static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
691{
692 vcpu->svm->vmcb->save.ldtr.limit = dt->limit;
693 vcpu->svm->vmcb->save.ldtr.base = dt->base ;
694}
695
696static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
697{
698 dt->limit = vcpu->svm->vmcb->save.gdtr.limit;
699 dt->base = vcpu->svm->vmcb->save.gdtr.base;
700}
701
702static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt)
703{
704 vcpu->svm->vmcb->save.gdtr.limit = dt->limit;
705 vcpu->svm->vmcb->save.gdtr.base = dt->base ;
706}
707
708static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0)
709{
05b3e0c2 710#ifdef CONFIG_X86_64
6aa8b732
AK		 711 if (vcpu->shadow_efer & KVM_EFER_LME) {
712 if (!is_paging(vcpu) && (cr0 & CR0_PG_MASK)) {
713 vcpu->shadow_efer |= KVM_EFER_LMA;
714 vcpu->svm->vmcb->save.efer |= KVM_EFER_LMA | KVM_EFER_LME;
715 }
716
717 if (is_paging(vcpu) && !(cr0 & CR0_PG_MASK) ) {
718 vcpu->shadow_efer &= ~KVM_EFER_LMA;
719 vcpu->svm->vmcb->save.efer &= ~(KVM_EFER_LMA | KVM_EFER_LME);
720 }
721 }
722#endif
723 vcpu->svm->cr0 = cr0;
724 vcpu->svm->vmcb->save.cr0 = cr0 | CR0_PG_MASK;
725 vcpu->cr0 = cr0;
726}
727
728static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4)
729{
730 vcpu->cr4 = cr4;
731 vcpu->svm->vmcb->save.cr4 = cr4 | CR4_PAE_MASK;
732}
733
734static void svm_set_segment(struct kvm_vcpu *vcpu,
735 struct kvm_segment *var, int seg)
736{
737 struct vmcb_seg *s = svm_seg(vcpu, seg);
738
739 s->base = var->base;
740 s->limit = var->limit;
741 s->selector = var->selector;
742 if (var->unusable)
743 s->attrib = 0;
744 else {
745 s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK);
746 s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT;
747 s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT;
748 s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT;
749 s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT;
750 s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT;
751 s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT;
752 s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT;
753 }
754 if (seg == VCPU_SREG_CS)
755 vcpu->svm->vmcb->save.cpl
756 = (vcpu->svm->vmcb->save.cs.attrib
757 >> SVM_SELECTOR_DPL_SHIFT) & 3;
758
759}
760
761/* FIXME:
762
763 vcpu->svm->vmcb->control.int_ctl &= ~V_TPR_MASK;
764 vcpu->svm->vmcb->control.int_ctl |= (sregs->cr8 & V_TPR_MASK);
765
766*/
767
768static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_debug_guest *dbg)
769{
770 return -EOPNOTSUPP;
771}
772
773static void load_host_msrs(struct kvm_vcpu *vcpu)
774{
775 int i;
776
777 for ( i = 0; i < NR_HOST_SAVE_MSRS; i++)
778 wrmsrl(host_save_msrs[i], vcpu->svm->host_msrs[i]);
779}
780
781static void save_host_msrs(struct kvm_vcpu *vcpu)
782{
783 int i;
784
785 for ( i = 0; i < NR_HOST_SAVE_MSRS; i++)
786 rdmsrl(host_save_msrs[i], vcpu->svm->host_msrs[i]);
787}
788
789static void new_asid(struct kvm_vcpu *vcpu, struct svm_cpu_data *svm_data)
790{
791 if (svm_data->next_asid > svm_data->max_asid) {
792 ++svm_data->asid_generation;
793 svm_data->next_asid = 1;
794 vcpu->svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID;
795 }
796
797 vcpu->cpu = svm_data->cpu;
798 vcpu->svm->asid_generation = svm_data->asid_generation;
799 vcpu->svm->vmcb->control.asid = svm_data->next_asid++;
800}
801
802static void svm_invlpg(struct kvm_vcpu *vcpu, gva_t address)
803{
804 invlpga(address, vcpu->svm->vmcb->control.asid); // is needed?
805}
806
807static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr)
808{
809 return vcpu->svm->db_regs[dr];
810}
811
812static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value,
813 int *exception)
814{
815 *exception = 0;
816
817 if (vcpu->svm->vmcb->save.dr7 & DR7_GD_MASK) {
818 vcpu->svm->vmcb->save.dr7 &= ~DR7_GD_MASK;
819 vcpu->svm->vmcb->save.dr6 |= DR6_BD_MASK;
820 *exception = DB_VECTOR;
821 return;
822 }
823
824 switch (dr) {
825 case 0 ... 3:
826 vcpu->svm->db_regs[dr] = value;
827 return;
828 case 4 ... 5:
829 if (vcpu->cr4 & CR4_DE_MASK) {
830 *exception = UD_VECTOR;
831 return;
832 }
833 case 7: {
834 if (value & ~((1ULL << 32) - 1)) {
835 *exception = GP_VECTOR;
836 return;
837 }
838 vcpu->svm->vmcb->save.dr7 = value;
839 return;
840 }
841 default:
842 printk(KERN_DEBUG "%s: unexpected dr %u\n",
843 __FUNCTION__, dr);
844 *exception = UD_VECTOR;
845 return;
846 }
847}
848
849static int pf_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
850{
851 u32 exit_int_info = vcpu->svm->vmcb->control.exit_int_info;
852 u64 fault_address;
853 u32 error_code;
854 enum emulation_result er;
855
856 if (is_external_interrupt(exit_int_info))
857 push_irq(vcpu, exit_int_info & SVM_EVTINJ_VEC_MASK);
858
859 spin_lock(&vcpu->kvm->lock);
860
861 fault_address = vcpu->svm->vmcb->control.exit_info_2;
862 error_code = vcpu->svm->vmcb->control.exit_info_1;
863 if (!vcpu->mmu.page_fault(vcpu, fault_address, error_code)) {
864 spin_unlock(&vcpu->kvm->lock);
865 return 1;
866 }
867 er = emulate_instruction(vcpu, kvm_run, fault_address, error_code);
868 spin_unlock(&vcpu->kvm->lock);
869
870 switch (er) {
871 case EMULATE_DONE:
872 return 1;
873 case EMULATE_DO_MMIO:
874 ++kvm_stat.mmio_exits;
875 kvm_run->exit_reason = KVM_EXIT_MMIO;
876 return 0;
877 case EMULATE_FAIL:
878 vcpu_printf(vcpu, "%s: emulate fail\n", __FUNCTION__);
879 break;
880 default:
881 BUG();
882 }
883
884 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
885 return 0;
886}
887
888static int io_get_override(struct kvm_vcpu *vcpu,
889 struct vmcb_seg **seg,
890 int *addr_override)
891{
892 u8 inst[MAX_INST_SIZE];
893 unsigned ins_length;
894 gva_t rip;
895 int i;
896
897 rip = vcpu->svm->vmcb->save.rip;
898 ins_length = vcpu->svm->next_rip - rip;
899 rip += vcpu->svm->vmcb->save.cs.base;
900
901 if (ins_length > MAX_INST_SIZE)
902 printk(KERN_DEBUG
903 "%s: inst length err, cs base 0x%llx rip 0x%llx "
904 "next rip 0x%llx ins_length %u\n",
905 __FUNCTION__,
906 vcpu->svm->vmcb->save.cs.base,
907 vcpu->svm->vmcb->save.rip,
908 vcpu->svm->vmcb->control.exit_info_2,
909 ins_length);
910
911 if (kvm_read_guest(vcpu, rip, ins_length, inst) != ins_length)
912 /* #PF */
913 return 0;
914
915 *addr_override = 0;
916 *seg = 0;
917 for (i = 0; i < ins_length; i++)
918 switch (inst[i]) {
919 case 0xf0:
920 case 0xf2:
921 case 0xf3:
922 case 0x66:
923 continue;
924 case 0x67:
925 *addr_override = 1;
926 continue;
927 case 0x2e:
928 *seg = &vcpu->svm->vmcb->save.cs;
929 continue;
930 case 0x36:
931 *seg = &vcpu->svm->vmcb->save.ss;
932 continue;
933 case 0x3e:
934 *seg = &vcpu->svm->vmcb->save.ds;
935 continue;
936 case 0x26:
937 *seg = &vcpu->svm->vmcb->save.es;
938 continue;
939 case 0x64:
940 *seg = &vcpu->svm->vmcb->save.fs;
941 continue;
942 case 0x65:
943 *seg = &vcpu->svm->vmcb->save.gs;
944 continue;
945 default:
946 return 1;
947 }
948 printk(KERN_DEBUG "%s: unexpected\n", __FUNCTION__);
949 return 0;
950}
951
952static unsigned long io_adress(struct kvm_vcpu *vcpu, int ins, u64 *address)
953{
954 unsigned long addr_mask;
955 unsigned long *reg;
956 struct vmcb_seg *seg;
957 int addr_override;
958 struct vmcb_save_area *save_area = &vcpu->svm->vmcb->save;
959 u16 cs_attrib = save_area->cs.attrib;
960 unsigned addr_size = get_addr_size(vcpu);
961
962 if (!io_get_override(vcpu, &seg, &addr_override))
963 return 0;
964
965 if (addr_override)
966 addr_size = (addr_size == 2) ? 4: (addr_size >> 1);
967
968 if (ins) {
969 reg = &vcpu->regs[VCPU_REGS_RDI];
970 seg = &vcpu->svm->vmcb->save.es;
971 } else {
972 reg = &vcpu->regs[VCPU_REGS_RSI];
973 seg = (seg) ? seg : &vcpu->svm->vmcb->save.ds;
974 }
975
976 addr_mask = ~0ULL >> (64 - (addr_size * 8));
977
978 if ((cs_attrib & SVM_SELECTOR_L_MASK) &&
979 !(vcpu->svm->vmcb->save.rflags & X86_EFLAGS_VM)) {
980 *address = (*reg & addr_mask);
981 return addr_mask;
982 }
983
984 if (!(seg->attrib & SVM_SELECTOR_P_SHIFT)) {
985 svm_inject_gp(vcpu, 0);
986 return 0;
987 }
988
989 *address = (*reg & addr_mask) + seg->base;
990 return addr_mask;
991}
992
993static int io_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
994{
995 u32 io_info = vcpu->svm->vmcb->control.exit_info_1; //address size bug?
996 int _in = io_info & SVM_IOIO_TYPE_MASK;
997
998 ++kvm_stat.io_exits;
999
1000 vcpu->svm->next_rip = vcpu->svm->vmcb->control.exit_info_2;
1001
1002 kvm_run->exit_reason = KVM_EXIT_IO;
1003 kvm_run->io.port = io_info >> 16;
1004 kvm_run->io.direction = (_in) ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT;
1005 kvm_run->io.size = ((io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT);
1006 kvm_run->io.string = (io_info & SVM_IOIO_STR_MASK) != 0;
1007 kvm_run->io.rep = (io_info & SVM_IOIO_REP_MASK) != 0;
1008
1009 if (kvm_run->io.string) {
1010 unsigned addr_mask;
1011
1012 addr_mask = io_adress(vcpu, _in, &kvm_run->io.address);
1013 if (!addr_mask) {
1014 printk(KERN_DEBUG "%s: get io address failed\n", __FUNCTION__);
1015 return 1;
1016 }
1017
1018 if (kvm_run->io.rep) {
1019 kvm_run->io.count = vcpu->regs[VCPU_REGS_RCX] & addr_mask;
1020 kvm_run->io.string_down = (vcpu->svm->vmcb->save.rflags
1021 & X86_EFLAGS_DF) != 0;
1022 }
1023 } else {
1024 kvm_run->io.value = vcpu->svm->vmcb->save.rax;
1025 }
1026 return 0;
1027}
1028
1029
1030static int nop_on_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1031{
1032 return 1;
1033}
1034
1035static int halt_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1036{
1037 vcpu->svm->next_rip = vcpu->svm->vmcb->save.rip + 1;
1038 skip_emulated_instruction(vcpu);
1039 if (vcpu->irq_summary && (vcpu->svm->vmcb->save.rflags & X86_EFLAGS_IF))
1040 return 1;
1041
1042 kvm_run->exit_reason = KVM_EXIT_HLT;
1043 return 0;
1044}
1045
1046static int invalid_op_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1047{
1048 inject_ud(vcpu);
1049 return 1;
1050}
1051
1052static int task_switch_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1053{
1054 printk(KERN_DEBUG "%s: task swiche is unsupported\n", __FUNCTION__);
1055 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
1056 return 0;
1057}
1058
1059static int cpuid_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1060{
1061 vcpu->svm->next_rip = vcpu->svm->vmcb->save.rip + 2;
1062 kvm_run->exit_reason = KVM_EXIT_CPUID;
1063 return 0;
1064}
1065
1066static int emulate_on_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1067{
1068 if (emulate_instruction(vcpu, 0, 0, 0) != EMULATE_DONE)
1069 printk(KERN_ERR "%s: failed\n", __FUNCTION__);
1070 return 1;
1071}
1072
1073static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data)
1074{
1075 switch (ecx) {
0f8e3d36
MR		 1076 case MSR_IA32_P5_MC_ADDR:
1077 case MSR_IA32_P5_MC_TYPE:
6aa8b732
AK		 1078 case MSR_IA32_MC0_CTL:
1079 case MSR_IA32_MCG_STATUS:
1080 case MSR_IA32_MCG_CAP:
1081 case MSR_IA32_MC0_MISC:
1082 case MSR_IA32_MC0_MISC+4:
1083 case MSR_IA32_MC0_MISC+8:
1084 case MSR_IA32_MC0_MISC+12:
1085 case MSR_IA32_MC0_MISC+16:
1086 case MSR_IA32_UCODE_REV:
1087 /* MTRR registers */
1088 case 0xfe:
1089 case 0x200 ... 0x2ff:
1090 *data = 0;
1091 break;
1092 case MSR_IA32_TIME_STAMP_COUNTER: {
1093 u64 tsc;
1094
1095 rdtscll(tsc);
1096 *data = vcpu->svm->vmcb->control.tsc_offset + tsc;
1097 break;
1098 }
1099 case MSR_EFER:
1100 *data = vcpu->shadow_efer;
1101 break;
1102 case MSR_IA32_APICBASE:
1103 *data = vcpu->apic_base;
1104 break;
0e859cac 1105 case MSR_K6_STAR:
6aa8b732
AK		 1106 *data = vcpu->svm->vmcb->save.star;
1107 break;
0e859cac 1108#ifdef CONFIG_X86_64
6aa8b732
AK		 1109 case MSR_LSTAR:
1110 *data = vcpu->svm->vmcb->save.lstar;
1111 break;
1112 case MSR_CSTAR:
1113 *data = vcpu->svm->vmcb->save.cstar;
1114 break;
1115 case MSR_KERNEL_GS_BASE:
1116 *data = vcpu->svm->vmcb->save.kernel_gs_base;
1117 break;
1118 case MSR_SYSCALL_MASK:
1119 *data = vcpu->svm->vmcb->save.sfmask;
1120 break;
1121#endif
1122 case MSR_IA32_SYSENTER_CS:
1123 *data = vcpu->svm->vmcb->save.sysenter_cs;
1124 break;
1125 case MSR_IA32_SYSENTER_EIP:
1126 *data = vcpu->svm->vmcb->save.sysenter_eip;
1127 break;
1128 case MSR_IA32_SYSENTER_ESP:
1129 *data = vcpu->svm->vmcb->save.sysenter_esp;
1130 break;
1131 default:
1132 printk(KERN_ERR "kvm: unhandled rdmsr: 0x%x\n", ecx);
1133 return 1;
1134 }
1135 return 0;
1136}
1137
1138static int rdmsr_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1139{
1140 u32 ecx = vcpu->regs[VCPU_REGS_RCX];
1141 u64 data;
1142
1143 if (svm_get_msr(vcpu, ecx, &data))
1144 svm_inject_gp(vcpu, 0);
1145 else {
1146 vcpu->svm->vmcb->save.rax = data & 0xffffffff;
1147 vcpu->regs[VCPU_REGS_RDX] = data >> 32;
1148 vcpu->svm->next_rip = vcpu->svm->vmcb->save.rip + 2;
1149 skip_emulated_instruction(vcpu);
1150 }
1151 return 1;
1152}
1153
1154static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data)
1155{
1156 switch (ecx) {
05b3e0c2 1157#ifdef CONFIG_X86_64
6aa8b732
AK		 1158 case MSR_EFER:
1159 set_efer(vcpu, data);
1160 break;
1161#endif
1162 case MSR_IA32_MC0_STATUS:
1163 printk(KERN_WARNING "%s: MSR_IA32_MC0_STATUS 0x%llx, nop\n"
1164 , __FUNCTION__, data);
1165 break;
1166 case MSR_IA32_TIME_STAMP_COUNTER: {
1167 u64 tsc;
1168
1169 rdtscll(tsc);
1170 vcpu->svm->vmcb->control.tsc_offset = data - tsc;
1171 break;
1172 }
1173 case MSR_IA32_UCODE_REV:
1174 case MSR_IA32_UCODE_WRITE:
1175 case 0x200 ... 0x2ff: /* MTRRs */
1176 break;
1177 case MSR_IA32_APICBASE:
1178 vcpu->apic_base = data;
1179 break;
0e859cac 1180 case MSR_K6_STAR:
6aa8b732
AK		 1181 vcpu->svm->vmcb->save.star = data;
1182 break;
0e859cac 1183#ifdef CONFIG_X86_64_
6aa8b732
AK		 1184 case MSR_LSTAR:
1185 vcpu->svm->vmcb->save.lstar = data;
1186 break;
1187 case MSR_CSTAR:
1188 vcpu->svm->vmcb->save.cstar = data;
1189 break;
1190 case MSR_KERNEL_GS_BASE:
1191 vcpu->svm->vmcb->save.kernel_gs_base = data;
1192 break;
1193 case MSR_SYSCALL_MASK:
1194 vcpu->svm->vmcb->save.sfmask = data;
1195 break;
1196#endif
1197 case MSR_IA32_SYSENTER_CS:
1198 vcpu->svm->vmcb->save.sysenter_cs = data;
1199 break;
1200 case MSR_IA32_SYSENTER_EIP:
1201 vcpu->svm->vmcb->save.sysenter_eip = data;
1202 break;
1203 case MSR_IA32_SYSENTER_ESP:
1204 vcpu->svm->vmcb->save.sysenter_esp = data;
1205 break;
1206 default:
1207 printk(KERN_ERR "kvm: unhandled wrmsr: %x\n", ecx);
1208 return 1;
1209 }
1210 return 0;
1211}
1212
1213static int wrmsr_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1214{
1215 u32 ecx = vcpu->regs[VCPU_REGS_RCX];
1216 u64 data = (vcpu->svm->vmcb->save.rax & -1u)
1217 | ((u64)(vcpu->regs[VCPU_REGS_RDX] & -1u) << 32);
1218 vcpu->svm->next_rip = vcpu->svm->vmcb->save.rip + 2;
1219 if (svm_set_msr(vcpu, ecx, data))
1220 svm_inject_gp(vcpu, 0);
1221 else
1222 skip_emulated_instruction(vcpu);
1223 return 1;
1224}
1225
1226static int msr_interception(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1227{
1228 if (vcpu->svm->vmcb->control.exit_info_1)
1229 return wrmsr_interception(vcpu, kvm_run);
1230 else
1231 return rdmsr_interception(vcpu, kvm_run);
1232}
1233
1234static int (*svm_exit_handlers[])(struct kvm_vcpu *vcpu,
1235 struct kvm_run *kvm_run) = {
1236 [SVM_EXIT_READ_CR0] = emulate_on_interception,
1237 [SVM_EXIT_READ_CR3] = emulate_on_interception,
1238 [SVM_EXIT_READ_CR4] = emulate_on_interception,
1239 /* for now: */
1240 [SVM_EXIT_WRITE_CR0] = emulate_on_interception,
1241 [SVM_EXIT_WRITE_CR3] = emulate_on_interception,
1242 [SVM_EXIT_WRITE_CR4] = emulate_on_interception,
1243 [SVM_EXIT_READ_DR0] = emulate_on_interception,
1244 [SVM_EXIT_READ_DR1] = emulate_on_interception,
1245 [SVM_EXIT_READ_DR2] = emulate_on_interception,
1246 [SVM_EXIT_READ_DR3] = emulate_on_interception,
1247 [SVM_EXIT_WRITE_DR0] = emulate_on_interception,
1248 [SVM_EXIT_WRITE_DR1] = emulate_on_interception,
1249 [SVM_EXIT_WRITE_DR2] = emulate_on_interception,
1250 [SVM_EXIT_WRITE_DR3] = emulate_on_interception,
1251 [SVM_EXIT_WRITE_DR5] = emulate_on_interception,
1252 [SVM_EXIT_WRITE_DR7] = emulate_on_interception,
1253 [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception,
1254 [SVM_EXIT_INTR] = nop_on_interception,
1255 [SVM_EXIT_NMI] = nop_on_interception,
1256 [SVM_EXIT_SMI] = nop_on_interception,
1257 [SVM_EXIT_INIT] = nop_on_interception,
1258 /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */
1259 [SVM_EXIT_CPUID] = cpuid_interception,
1260 [SVM_EXIT_HLT] = halt_interception,
1261 [SVM_EXIT_INVLPG] = emulate_on_interception,
1262 [SVM_EXIT_INVLPGA] = invalid_op_interception,
1263 [SVM_EXIT_IOIO] = io_interception,
1264 [SVM_EXIT_MSR] = msr_interception,
1265 [SVM_EXIT_TASK_SWITCH] = task_switch_interception,
1266 [SVM_EXIT_VMRUN] = invalid_op_interception,
1267 [SVM_EXIT_VMMCALL] = invalid_op_interception,
1268 [SVM_EXIT_VMLOAD] = invalid_op_interception,
1269 [SVM_EXIT_VMSAVE] = invalid_op_interception,
1270 [SVM_EXIT_STGI] = invalid_op_interception,
1271 [SVM_EXIT_CLGI] = invalid_op_interception,
1272 [SVM_EXIT_SKINIT] = invalid_op_interception,
1273};
1274
1275
1276static int handle_exit(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1277{
1278 u32 exit_code = vcpu->svm->vmcb->control.exit_code;
1279
1280 kvm_run->exit_type = KVM_EXIT_TYPE_VM_EXIT;
1281
1282 if (is_external_interrupt(vcpu->svm->vmcb->control.exit_int_info) &&
1283 exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR)
1284 printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x "
1285 "exit_code 0x%x\n",
1286 __FUNCTION__, vcpu->svm->vmcb->control.exit_int_info,
1287 exit_code);
1288
1289 if (exit_code >= sizeof(svm_exit_handlers) / sizeof(*svm_exit_handlers)
1290 || svm_exit_handlers[exit_code] == 0) {
1291 kvm_run->exit_reason = KVM_EXIT_UNKNOWN;
1292 printk(KERN_ERR "%s: 0x%x @ 0x%llx cr0 0x%lx rflags 0x%llx\n",
1293 __FUNCTION__,
1294 exit_code,
1295 vcpu->svm->vmcb->save.rip,
1296 vcpu->cr0,
1297 vcpu->svm->vmcb->save.rflags);
1298 return 0;
1299 }
1300
1301 return svm_exit_handlers[exit_code](vcpu, kvm_run);
1302}
1303
1304static void reload_tss(struct kvm_vcpu *vcpu)
1305{
1306 int cpu = raw_smp_processor_id();
1307
1308 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
1309 svm_data->tss_desc->type = 9; //available 32/64-bit TSS
1310 load_TR_desc();
1311}
1312
1313static void pre_svm_run(struct kvm_vcpu *vcpu)
1314{
1315 int cpu = raw_smp_processor_id();
1316
1317 struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu);
1318
1319 vcpu->svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING;
1320 if (vcpu->cpu != cpu ||
1321 vcpu->svm->asid_generation != svm_data->asid_generation)
1322 new_asid(vcpu, svm_data);
1323}
1324
1325
1326static inline void kvm_try_inject_irq(struct kvm_vcpu *vcpu)
1327{
1328 struct vmcb_control_area *control;
1329
1330 if (!vcpu->irq_summary)
1331 return;
1332
1333 control = &vcpu->svm->vmcb->control;
1334
1335 control->int_vector = pop_irq(vcpu);
1336 control->int_ctl &= ~V_INTR_PRIO_MASK;
1337 control->int_ctl |= V_IRQ_MASK |
1338 ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT);
1339}
1340
1341static void kvm_reput_irq(struct kvm_vcpu *vcpu)
1342{
1343 struct vmcb_control_area *control = &vcpu->svm->vmcb->control;
1344
1345 if (control->int_ctl & V_IRQ_MASK) {
1346 control->int_ctl &= ~V_IRQ_MASK;
1347 push_irq(vcpu, control->int_vector);
1348 }
1349}
1350
1351static void save_db_regs(unsigned long *db_regs)
1352{
5aff458e
AK		 1353 asm volatile ("mov %%dr0, %0" : "=r"(db_regs[0]));
1354 asm volatile ("mov %%dr1, %0" : "=r"(db_regs[1]));
1355 asm volatile ("mov %%dr2, %0" : "=r"(db_regs[2]));
1356 asm volatile ("mov %%dr3, %0" : "=r"(db_regs[3]));
6aa8b732
AK		 1357}
1358
1359static void load_db_regs(unsigned long *db_regs)
1360{
5aff458e
AK		 1361 asm volatile ("mov %0, %%dr0" : : "r"(db_regs[0]));
1362 asm volatile ("mov %0, %%dr1" : : "r"(db_regs[1]));
1363 asm volatile ("mov %0, %%dr2" : : "r"(db_regs[2]));
1364 asm volatile ("mov %0, %%dr3" : : "r"(db_regs[3]));
6aa8b732
AK		 1365}
1366
1367static int svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run)
1368{
1369 u16 fs_selector;
1370 u16 gs_selector;
1371 u16 ldt_selector;
1372
1373again:
1374 kvm_try_inject_irq(vcpu);
1375
1376 clgi();
1377
1378 pre_svm_run(vcpu);
1379
1380 save_host_msrs(vcpu);
1381 fs_selector = read_fs();
1382 gs_selector = read_gs();
1383 ldt_selector = read_ldt();
1384 vcpu->svm->host_cr2 = kvm_read_cr2();
1385 vcpu->svm->host_dr6 = read_dr6();
1386 vcpu->svm->host_dr7 = read_dr7();
1387 vcpu->svm->vmcb->save.cr2 = vcpu->cr2;
1388
1389 if (vcpu->svm->vmcb->save.dr7 & 0xff) {
1390 write_dr7(0);
1391 save_db_regs(vcpu->svm->host_db_regs);
1392 load_db_regs(vcpu->svm->db_regs);
1393 }
36241b8c
AK		 1394
1395 fx_save(vcpu->host_fx_image);
1396 fx_restore(vcpu->guest_fx_image);
1397
6aa8b732 1398 asm volatile (
05b3e0c2 1399#ifdef CONFIG_X86_64
6aa8b732
AK		 1400 "push %%rbx; push %%rcx; push %%rdx;"
1401 "push %%rsi; push %%rdi; push %%rbp;"
1402 "push %%r8; push %%r9; push %%r10; push %%r11;"
1403 "push %%r12; push %%r13; push %%r14; push %%r15;"
1404#else
1405 "push %%ebx; push %%ecx; push %%edx;"
1406 "push %%esi; push %%edi; push %%ebp;"
1407#endif
1408
05b3e0c2 1409#ifdef CONFIG_X86_64
6aa8b732
AK		 1410 "mov %c[rbx](%[vcpu]), %%rbx \n\t"
1411 "mov %c[rcx](%[vcpu]), %%rcx \n\t"
1412 "mov %c[rdx](%[vcpu]), %%rdx \n\t"
1413 "mov %c[rsi](%[vcpu]), %%rsi \n\t"
1414 "mov %c[rdi](%[vcpu]), %%rdi \n\t"
1415 "mov %c[rbp](%[vcpu]), %%rbp \n\t"
1416 "mov %c[r8](%[vcpu]), %%r8 \n\t"
1417 "mov %c[r9](%[vcpu]), %%r9 \n\t"
1418 "mov %c[r10](%[vcpu]), %%r10 \n\t"
1419 "mov %c[r11](%[vcpu]), %%r11 \n\t"
1420 "mov %c[r12](%[vcpu]), %%r12 \n\t"
1421 "mov %c[r13](%[vcpu]), %%r13 \n\t"
1422 "mov %c[r14](%[vcpu]), %%r14 \n\t"
1423 "mov %c[r15](%[vcpu]), %%r15 \n\t"
1424#else
1425 "mov %c[rbx](%[vcpu]), %%ebx \n\t"
1426 "mov %c[rcx](%[vcpu]), %%ecx \n\t"
1427 "mov %c[rdx](%[vcpu]), %%edx \n\t"
1428 "mov %c[rsi](%[vcpu]), %%esi \n\t"
1429 "mov %c[rdi](%[vcpu]), %%edi \n\t"
1430 "mov %c[rbp](%[vcpu]), %%ebp \n\t"
1431#endif
1432
05b3e0c2 1433#ifdef CONFIG_X86_64
6aa8b732
AK		 1434 /* Enter guest mode */
1435 "push %%rax \n\t"
1436 "mov %c[svm](%[vcpu]), %%rax \n\t"
1437 "mov %c[vmcb](%%rax), %%rax \n\t"
1438 SVM_VMLOAD "\n\t"
1439 SVM_VMRUN "\n\t"
1440 SVM_VMSAVE "\n\t"
1441 "pop %%rax \n\t"
1442#else
1443 /* Enter guest mode */
1444 "push %%eax \n\t"
1445 "mov %c[svm](%[vcpu]), %%eax \n\t"
1446 "mov %c[vmcb](%%eax), %%eax \n\t"
1447 SVM_VMLOAD "\n\t"
1448 SVM_VMRUN "\n\t"
1449 SVM_VMSAVE "\n\t"
1450 "pop %%eax \n\t"
1451#endif
1452
1453 /* Save guest registers, load host registers */
05b3e0c2 1454#ifdef CONFIG_X86_64
6aa8b732
AK		 1455 "mov %%rbx, %c[rbx](%[vcpu]) \n\t"
1456 "mov %%rcx, %c[rcx](%[vcpu]) \n\t"
1457 "mov %%rdx, %c[rdx](%[vcpu]) \n\t"
1458 "mov %%rsi, %c[rsi](%[vcpu]) \n\t"
1459 "mov %%rdi, %c[rdi](%[vcpu]) \n\t"
1460 "mov %%rbp, %c[rbp](%[vcpu]) \n\t"
1461 "mov %%r8, %c[r8](%[vcpu]) \n\t"
1462 "mov %%r9, %c[r9](%[vcpu]) \n\t"
1463 "mov %%r10, %c[r10](%[vcpu]) \n\t"
1464 "mov %%r11, %c[r11](%[vcpu]) \n\t"
1465 "mov %%r12, %c[r12](%[vcpu]) \n\t"
1466 "mov %%r13, %c[r13](%[vcpu]) \n\t"
1467 "mov %%r14, %c[r14](%[vcpu]) \n\t"
1468 "mov %%r15, %c[r15](%[vcpu]) \n\t"
1469
1470 "pop %%r15; pop %%r14; pop %%r13; pop %%r12;"
1471 "pop %%r11; pop %%r10; pop %%r9; pop %%r8;"
1472 "pop %%rbp; pop %%rdi; pop %%rsi;"
1473 "pop %%rdx; pop %%rcx; pop %%rbx; \n\t"
1474#else
1475 "mov %%ebx, %c[rbx](%[vcpu]) \n\t"
1476 "mov %%ecx, %c[rcx](%[vcpu]) \n\t"
1477 "mov %%edx, %c[rdx](%[vcpu]) \n\t"
1478 "mov %%esi, %c[rsi](%[vcpu]) \n\t"
1479 "mov %%edi, %c[rdi](%[vcpu]) \n\t"
1480 "mov %%ebp, %c[rbp](%[vcpu]) \n\t"
1481
1482 "pop %%ebp; pop %%edi; pop %%esi;"
1483 "pop %%edx; pop %%ecx; pop %%ebx; \n\t"
1484#endif
1485 :
1486 : [vcpu]"a"(vcpu),
1487 [svm]"i"(offsetof(struct kvm_vcpu, svm)),
1488 [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)),
1489 [rbx]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RBX])),
1490 [rcx]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RCX])),
1491 [rdx]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RDX])),
1492 [rsi]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RSI])),
1493 [rdi]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RDI])),
1494 [rbp]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_RBP]))
05b3e0c2 1495#ifdef CONFIG_X86_64
6aa8b732
AK		 1496 ,[r8 ]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R8 ])),
1497 [r9 ]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R9 ])),
1498 [r10]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R10])),
1499 [r11]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R11])),
1500 [r12]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R12])),
1501 [r13]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R13])),
1502 [r14]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R14])),
1503 [r15]"i"(offsetof(struct kvm_vcpu, regs[VCPU_REGS_R15]))
1504#endif
1505 : "cc", "memory" );
1506
36241b8c
AK		 1507 fx_save(vcpu->guest_fx_image);
1508 fx_restore(vcpu->host_fx_image);
1509
6aa8b732
AK		 1510 if ((vcpu->svm->vmcb->save.dr7 & 0xff))
1511 load_db_regs(vcpu->svm->host_db_regs);
1512
1513 vcpu->cr2 = vcpu->svm->vmcb->save.cr2;
1514
1515 write_dr6(vcpu->svm->host_dr6);
1516 write_dr7(vcpu->svm->host_dr7);
1517 kvm_write_cr2(vcpu->svm->host_cr2);
1518
1519 load_fs(fs_selector);
1520 load_gs(gs_selector);
1521 load_ldt(ldt_selector);
1522 load_host_msrs(vcpu);
1523
1524 reload_tss(vcpu);
1525
1526 stgi();
1527
1528 kvm_reput_irq(vcpu);
1529
1530 vcpu->svm->next_rip = 0;
1531
1532 if (vcpu->svm->vmcb->control.exit_code == SVM_EXIT_ERR) {
1533 kvm_run->exit_type = KVM_EXIT_TYPE_FAIL_ENTRY;
1534 kvm_run->exit_reason = vcpu->svm->vmcb->control.exit_code;
1535 return 0;
1536 }
1537
1538 if (handle_exit(vcpu, kvm_run)) {
1539 if (signal_pending(current)) {
1540 ++kvm_stat.signal_exits;
1541 return -EINTR;
1542 }
1543 kvm_resched(vcpu);
1544 goto again;
1545 }
1546 return 0;
1547}
1548
1549static void svm_flush_tlb(struct kvm_vcpu *vcpu)
1550{
1551 force_new_asid(vcpu);
1552}
1553
1554static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root)
1555{
1556 vcpu->svm->vmcb->save.cr3 = root;
1557 force_new_asid(vcpu);
1558}
1559
1560static void svm_inject_page_fault(struct kvm_vcpu *vcpu,
1561 unsigned long addr,
1562 uint32_t err_code)
1563{
1564 uint32_t exit_int_info = vcpu->svm->vmcb->control.exit_int_info;
1565
1566 ++kvm_stat.pf_guest;
1567
1568 if (is_page_fault(exit_int_info)) {
1569
1570 vcpu->svm->vmcb->control.event_inj_err = 0;
1571 vcpu->svm->vmcb->control.event_inj = SVM_EVTINJ_VALID |
1572 SVM_EVTINJ_VALID_ERR |
1573 SVM_EVTINJ_TYPE_EXEPT |
1574 DF_VECTOR;
1575 return;
1576 }
1577 vcpu->cr2 = addr;
1578 vcpu->svm->vmcb->save.cr2 = addr;
1579 vcpu->svm->vmcb->control.event_inj = SVM_EVTINJ_VALID |
1580 SVM_EVTINJ_VALID_ERR |
1581 SVM_EVTINJ_TYPE_EXEPT |
1582 PF_VECTOR;
1583 vcpu->svm->vmcb->control.event_inj_err = err_code;
1584}
1585
1586
1587static int is_disabled(void)
1588{
1589 return 0;
1590}
1591
1592static struct kvm_arch_ops svm_arch_ops = {
1593 .cpu_has_kvm_support = has_svm,
1594 .disabled_by_bios = is_disabled,
1595 .hardware_setup = svm_hardware_setup,
1596 .hardware_unsetup = svm_hardware_unsetup,
1597 .hardware_enable = svm_hardware_enable,
1598 .hardware_disable = svm_hardware_disable,
1599
1600 .vcpu_create = svm_create_vcpu,
1601 .vcpu_free = svm_free_vcpu,
1602
1603 .vcpu_load = svm_vcpu_load,
1604 .vcpu_put = svm_vcpu_put,
1605
1606 .set_guest_debug = svm_guest_debug,
1607 .get_msr = svm_get_msr,
1608 .set_msr = svm_set_msr,
1609 .get_segment_base = svm_get_segment_base,
1610 .get_segment = svm_get_segment,
1611 .set_segment = svm_set_segment,
1612 .is_long_mode = svm_is_long_mode,
1613 .get_cs_db_l_bits = svm_get_cs_db_l_bits,
1614 .set_cr0 = svm_set_cr0,
1615 .set_cr0_no_modeswitch = svm_set_cr0,
1616 .set_cr3 = svm_set_cr3,
1617 .set_cr4 = svm_set_cr4,
1618 .set_efer = svm_set_efer,
1619 .get_idt = svm_get_idt,
1620 .set_idt = svm_set_idt,
1621 .get_gdt = svm_get_gdt,
1622 .set_gdt = svm_set_gdt,
1623 .get_dr = svm_get_dr,
1624 .set_dr = svm_set_dr,
1625 .cache_regs = svm_cache_regs,
1626 .decache_regs = svm_decache_regs,
1627 .get_rflags = svm_get_rflags,
1628 .set_rflags = svm_set_rflags,
1629
1630 .invlpg = svm_invlpg,
1631 .tlb_flush = svm_flush_tlb,
1632 .inject_page_fault = svm_inject_page_fault,
1633
1634 .inject_gp = svm_inject_gp,
1635
1636 .run = svm_vcpu_run,
1637 .skip_emulated_instruction = skip_emulated_instruction,
1638 .vcpu_setup = svm_vcpu_setup,
1639};
1640
1641static int __init svm_init(void)
1642{
873a7c42 1643 return kvm_init_arch(&svm_arch_ops, THIS_MODULE);
6aa8b732
AK		 1644}
1645
1646static void __exit svm_exit(void)
1647{
1648 kvm_exit_arch();
1649}
1650
1651module_init(svm_init)
1652module_exit(svm_exit)
Ubuntu Artful kernel mirror