]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/macintosh/smu.c
Replace <asm/uaccess.h> with <linux/uaccess.h> globally
[mirror_ubuntu-zesty-kernel.git] / drivers / macintosh / smu.c
CommitLineData
1da177e4
LT
1/*
2 * PowerMac G5 SMU driver
3 *
4 * Copyright 2004 J. Mayer <l_indien@magic.fr>
5 * Copyright 2005 Benjamin Herrenschmidt, IBM Corp.
6 *
7 * Released under the term of the GNU GPL v2.
8 */
9
10/*
1da177e4 11 * TODO:
0365ba7f
BH
12 * - maybe add timeout to commands ?
13 * - blocking version of time functions
14 * - polling version of i2c commands (including timer that works with
f18816ba 15 * interrupts off)
0365ba7f
BH
16 * - maybe avoid some data copies with i2c by directly using the smu cmd
17 * buffer and a lower level internal interface
18 * - understand SMU -> CPU events and implement reception of them via
19 * the userland interface
1da177e4
LT
20 */
21
1da177e4
LT
22#include <linux/types.h>
23#include <linux/kernel.h>
24#include <linux/device.h>
25#include <linux/dmapool.h>
26#include <linux/bootmem.h>
27#include <linux/vmalloc.h>
28#include <linux/highmem.h>
29#include <linux/jiffies.h>
30#include <linux/interrupt.h>
31#include <linux/rtc.h>
0365ba7f
BH
32#include <linux/completion.h>
33#include <linux/miscdevice.h>
34#include <linux/delay.h>
0365ba7f 35#include <linux/poll.h>
14cc3e2b 36#include <linux/mutex.h>
ad9e05ae 37#include <linux/of_device.h>
5af50730 38#include <linux/of_irq.h>
ad9e05ae 39#include <linux/of_platform.h>
5a0e3ad6 40#include <linux/slab.h>
91b6fad5 41#include <linux/memblock.h>
1da177e4
LT
42
43#include <asm/byteorder.h>
44#include <asm/io.h>
45#include <asm/prom.h>
46#include <asm/machdep.h>
47#include <asm/pmac_feature.h>
48#include <asm/smu.h>
49#include <asm/sections.h>
7c0f6ba6 50#include <linux/uaccess.h>
0365ba7f 51
183d0202 52#define VERSION "0.7"
0365ba7f 53#define AUTHOR "(c) 2005 Benjamin Herrenschmidt, IBM Corp."
1da177e4 54
0365ba7f 55#undef DEBUG_SMU
1da177e4
LT
56
57#ifdef DEBUG_SMU
1beb6a7d 58#define DPRINTK(fmt, args...) do { printk(KERN_DEBUG fmt , ##args); } while (0)
1da177e4
LT
59#else
60#define DPRINTK(fmt, args...) do { } while (0)
61#endif
62
63/*
64 * This is the command buffer passed to the SMU hardware
65 */
0365ba7f
BH
66#define SMU_MAX_DATA 254
67
1da177e4
LT
68struct smu_cmd_buf {
69 u8 cmd;
70 u8 length;
0365ba7f 71 u8 data[SMU_MAX_DATA];
1da177e4
LT
72};
73
74struct smu_device {
75 spinlock_t lock;
76 struct device_node *of_node;
2dc11581 77 struct platform_device *of_dev;
0365ba7f 78 int doorbell; /* doorbell gpio */
1da177e4 79 u32 __iomem *db_buf; /* doorbell buffer */
f620753b
BH
80 struct device_node *db_node;
81 unsigned int db_irq;
0365ba7f 82 int msg;
f620753b
BH
83 struct device_node *msg_node;
84 unsigned int msg_irq;
1da177e4
LT
85 struct smu_cmd_buf *cmd_buf; /* command buffer virtual */
86 u32 cmd_buf_abs; /* command buffer absolute */
0365ba7f
BH
87 struct list_head cmd_list;
88 struct smu_cmd *cmd_cur; /* pending command */
592a607b 89 int broken_nap;
0365ba7f
BH
90 struct list_head cmd_i2c_list;
91 struct smu_i2c_cmd *cmd_i2c_cur; /* pending i2c command */
92 struct timer_list i2c_timer;
1da177e4
LT
93};
94
95/*
96 * I don't think there will ever be more than one SMU, so
97 * for now, just hard code that
98 */
d851b6e0 99static DEFINE_MUTEX(smu_mutex);
1da177e4 100static struct smu_device *smu;
14cc3e2b 101static DEFINE_MUTEX(smu_part_access);
f620753b 102static int smu_irq_inited;
91b6fad5 103static unsigned long smu_cmdbuf_abs;
0365ba7f 104
730745a5
BH
105static void smu_i2c_retry(unsigned long data);
106
1da177e4 107/*
0365ba7f 108 * SMU driver low level stuff
1da177e4 109 */
1da177e4 110
0365ba7f 111static void smu_start_cmd(void)
1da177e4 112{
0365ba7f
BH
113 unsigned long faddr, fend;
114 struct smu_cmd *cmd;
1da177e4 115
0365ba7f
BH
116 if (list_empty(&smu->cmd_list))
117 return;
118
119 /* Fetch first command in queue */
120 cmd = list_entry(smu->cmd_list.next, struct smu_cmd, link);
121 smu->cmd_cur = cmd;
122 list_del(&cmd->link);
123
124 DPRINTK("SMU: starting cmd %x, %d bytes data\n", cmd->cmd,
125 cmd->data_len);
ebd004e4 126 DPRINTK("SMU: data buffer: %8ph\n", cmd->data_buf);
0365ba7f
BH
127
128 /* Fill the SMU command buffer */
129 smu->cmd_buf->cmd = cmd->cmd;
130 smu->cmd_buf->length = cmd->data_len;
131 memcpy(smu->cmd_buf->data, cmd->data_buf, cmd->data_len);
132
133 /* Flush command and data to RAM */
134 faddr = (unsigned long)smu->cmd_buf;
135 fend = faddr + smu->cmd_buf->length + 2;
136 flush_inval_dcache_range(faddr, fend);
137
592a607b
BH
138
139 /* We also disable NAP mode for the duration of the command
140 * on U3 based machines.
141 * This is slightly racy as it can be written back to 1 by a sysctl
142 * but that never happens in practice. There seem to be an issue with
143 * U3 based machines such as the iMac G5 where napping for the
144 * whole duration of the command prevents the SMU from fetching it
145 * from memory. This might be related to the strange i2c based
146 * mechanism the SMU uses to access memory.
147 */
148 if (smu->broken_nap)
149 powersave_nap = 0;
150
0365ba7f 151 /* This isn't exactly a DMA mapping here, I suspect
1da177e4
LT
152 * the SMU is actually communicating with us via i2c to the
153 * northbridge or the CPU to access RAM.
154 */
0365ba7f 155 writel(smu->cmd_buf_abs, smu->db_buf);
1da177e4
LT
156
157 /* Ring the SMU doorbell */
0365ba7f 158 pmac_do_feature_call(PMAC_FTR_WRITE_GPIO, NULL, smu->doorbell, 4);
1da177e4
LT
159}
160
0365ba7f 161
7d12e780 162static irqreturn_t smu_db_intr(int irq, void *arg)
1da177e4 163{
0365ba7f
BH
164 unsigned long flags;
165 struct smu_cmd *cmd;
166 void (*done)(struct smu_cmd *cmd, void *misc) = NULL;
167 void *misc = NULL;
168 u8 gpio;
169 int rc = 0;
1da177e4 170
0365ba7f
BH
171 /* SMU completed the command, well, we hope, let's make sure
172 * of it
173 */
174 spin_lock_irqsave(&smu->lock, flags);
1da177e4 175
0365ba7f 176 gpio = pmac_do_feature_call(PMAC_FTR_READ_GPIO, NULL, smu->doorbell);
a44fe13e
BH
177 if ((gpio & 7) != 7) {
178 spin_unlock_irqrestore(&smu->lock, flags);
0365ba7f 179 return IRQ_HANDLED;
a44fe13e 180 }
0365ba7f
BH
181
182 cmd = smu->cmd_cur;
183 smu->cmd_cur = NULL;
184 if (cmd == NULL)
185 goto bail;
186
187 if (rc == 0) {
188 unsigned long faddr;
189 int reply_len;
190 u8 ack;
191
192 /* CPU might have brought back the cache line, so we need
193 * to flush again before peeking at the SMU response. We
194 * flush the entire buffer for now as we haven't read the
efad798b 195 * reply length (it's only 2 cache lines anyway)
0365ba7f
BH
196 */
197 faddr = (unsigned long)smu->cmd_buf;
198 flush_inval_dcache_range(faddr, faddr + 256);
199
200 /* Now check ack */
201 ack = (~cmd->cmd) & 0xff;
202 if (ack != smu->cmd_buf->cmd) {
203 DPRINTK("SMU: incorrect ack, want %x got %x\n",
204 ack, smu->cmd_buf->cmd);
205 rc = -EIO;
206 }
207 reply_len = rc == 0 ? smu->cmd_buf->length : 0;
208 DPRINTK("SMU: reply len: %d\n", reply_len);
209 if (reply_len > cmd->reply_len) {
210 printk(KERN_WARNING "SMU: reply buffer too small,"
211 "got %d bytes for a %d bytes buffer\n",
212 reply_len, cmd->reply_len);
213 reply_len = cmd->reply_len;
214 }
215 cmd->reply_len = reply_len;
216 if (cmd->reply_buf && reply_len)
217 memcpy(cmd->reply_buf, smu->cmd_buf->data, reply_len);
218 }
219
220 /* Now complete the command. Write status last in order as we lost
221 * ownership of the command structure as soon as it's no longer -1
222 */
223 done = cmd->done;
224 misc = cmd->misc;
225 mb();
226 cmd->status = rc;
592a607b
BH
227
228 /* Re-enable NAP mode */
229 if (smu->broken_nap)
230 powersave_nap = 1;
0365ba7f
BH
231 bail:
232 /* Start next command if any */
233 smu_start_cmd();
234 spin_unlock_irqrestore(&smu->lock, flags);
235
236 /* Call command completion handler if any */
237 if (done)
238 done(cmd, misc);
239
240 /* It's an edge interrupt, nothing to do */
241 return IRQ_HANDLED;
1da177e4
LT
242}
243
0365ba7f 244
7d12e780 245static irqreturn_t smu_msg_intr(int irq, void *arg)
1da177e4 246{
0365ba7f
BH
247 /* I don't quite know what to do with this one, we seem to never
248 * receive it, so I suspect we have to arm it someway in the SMU
249 * to start getting events that way.
250 */
251
252 printk(KERN_INFO "SMU: message interrupt !\n");
1da177e4 253
0365ba7f
BH
254 /* It's an edge interrupt, nothing to do */
255 return IRQ_HANDLED;
256}
1da177e4 257
1da177e4 258
0365ba7f
BH
259/*
260 * Queued command management.
261 *
262 */
1da177e4 263
0365ba7f
BH
264int smu_queue_cmd(struct smu_cmd *cmd)
265{
266 unsigned long flags;
1da177e4 267
0365ba7f
BH
268 if (smu == NULL)
269 return -ENODEV;
270 if (cmd->data_len > SMU_MAX_DATA ||
271 cmd->reply_len > SMU_MAX_DATA)
272 return -EINVAL;
273
274 cmd->status = 1;
275 spin_lock_irqsave(&smu->lock, flags);
276 list_add_tail(&cmd->link, &smu->cmd_list);
277 if (smu->cmd_cur == NULL)
278 smu_start_cmd();
279 spin_unlock_irqrestore(&smu->lock, flags);
280
f620753b 281 /* Workaround for early calls when irq isn't available */
ef24ba70 282 if (!smu_irq_inited || !smu->db_irq)
f620753b
BH
283 smu_spinwait_cmd(cmd);
284
0365ba7f 285 return 0;
1da177e4 286}
0365ba7f 287EXPORT_SYMBOL(smu_queue_cmd);
1da177e4 288
0365ba7f
BH
289
290int smu_queue_simple(struct smu_simple_cmd *scmd, u8 command,
291 unsigned int data_len,
292 void (*done)(struct smu_cmd *cmd, void *misc),
293 void *misc, ...)
1da177e4 294{
0365ba7f
BH
295 struct smu_cmd *cmd = &scmd->cmd;
296 va_list list;
297 int i;
298
299 if (data_len > sizeof(scmd->buffer))
300 return -EINVAL;
301
302 memset(scmd, 0, sizeof(*scmd));
303 cmd->cmd = command;
304 cmd->data_len = data_len;
305 cmd->data_buf = scmd->buffer;
306 cmd->reply_len = sizeof(scmd->buffer);
307 cmd->reply_buf = scmd->buffer;
308 cmd->done = done;
309 cmd->misc = misc;
310
311 va_start(list, misc);
312 for (i = 0; i < data_len; ++i)
313 scmd->buffer[i] = (u8)va_arg(list, int);
314 va_end(list);
315
316 return smu_queue_cmd(cmd);
1da177e4 317}
0365ba7f 318EXPORT_SYMBOL(smu_queue_simple);
1da177e4 319
0365ba7f
BH
320
321void smu_poll(void)
1da177e4 322{
0365ba7f
BH
323 u8 gpio;
324
325 if (smu == NULL)
326 return;
327
328 gpio = pmac_do_feature_call(PMAC_FTR_READ_GPIO, NULL, smu->doorbell);
329 if ((gpio & 7) == 7)
7d12e780 330 smu_db_intr(smu->db_irq, smu);
1da177e4 331}
0365ba7f
BH
332EXPORT_SYMBOL(smu_poll);
333
1da177e4 334
0365ba7f 335void smu_done_complete(struct smu_cmd *cmd, void *misc)
1da177e4 336{
0365ba7f
BH
337 struct completion *comp = misc;
338
339 complete(comp);
1da177e4 340}
0365ba7f
BH
341EXPORT_SYMBOL(smu_done_complete);
342
1da177e4 343
0365ba7f 344void smu_spinwait_cmd(struct smu_cmd *cmd)
1da177e4 345{
0365ba7f
BH
346 while(cmd->status == 1)
347 smu_poll();
348}
349EXPORT_SYMBOL(smu_spinwait_cmd);
350
351
352/* RTC low level commands */
353static inline int bcd2hex (int n)
354{
355 return (((n & 0xf0) >> 4) * 10) + (n & 0xf);
1da177e4
LT
356}
357
0365ba7f
BH
358
359static inline int hex2bcd (int n)
1da177e4 360{
0365ba7f 361 return ((n / 10) << 4) + (n % 10);
1da177e4 362}
0365ba7f 363
1da177e4
LT
364
365static inline void smu_fill_set_rtc_cmd(struct smu_cmd_buf *cmd_buf,
366 struct rtc_time *time)
367{
368 cmd_buf->cmd = 0x8e;
369 cmd_buf->length = 8;
370 cmd_buf->data[0] = 0x80;
371 cmd_buf->data[1] = hex2bcd(time->tm_sec);
372 cmd_buf->data[2] = hex2bcd(time->tm_min);
373 cmd_buf->data[3] = hex2bcd(time->tm_hour);
374 cmd_buf->data[4] = time->tm_wday;
375 cmd_buf->data[5] = hex2bcd(time->tm_mday);
376 cmd_buf->data[6] = hex2bcd(time->tm_mon) + 1;
377 cmd_buf->data[7] = hex2bcd(time->tm_year - 100);
378}
379
1da177e4 380
0365ba7f 381int smu_get_rtc_time(struct rtc_time *time, int spinwait)
1da177e4 382{
0365ba7f 383 struct smu_simple_cmd cmd;
1da177e4
LT
384 int rc;
385
386 if (smu == NULL)
387 return -ENODEV;
388
389 memset(time, 0, sizeof(struct rtc_time));
0365ba7f
BH
390 rc = smu_queue_simple(&cmd, SMU_CMD_RTC_COMMAND, 1, NULL, NULL,
391 SMU_CMD_RTC_GET_DATETIME);
392 if (rc)
393 return rc;
394 smu_spinwait_simple(&cmd);
1da177e4 395
0365ba7f
BH
396 time->tm_sec = bcd2hex(cmd.buffer[0]);
397 time->tm_min = bcd2hex(cmd.buffer[1]);
398 time->tm_hour = bcd2hex(cmd.buffer[2]);
399 time->tm_wday = bcd2hex(cmd.buffer[3]);
400 time->tm_mday = bcd2hex(cmd.buffer[4]);
401 time->tm_mon = bcd2hex(cmd.buffer[5]) - 1;
402 time->tm_year = bcd2hex(cmd.buffer[6]) + 100;
403
404 return 0;
1da177e4
LT
405}
406
0365ba7f
BH
407
408int smu_set_rtc_time(struct rtc_time *time, int spinwait)
1da177e4 409{
0365ba7f 410 struct smu_simple_cmd cmd;
1da177e4
LT
411 int rc;
412
413 if (smu == NULL)
414 return -ENODEV;
415
0365ba7f
BH
416 rc = smu_queue_simple(&cmd, SMU_CMD_RTC_COMMAND, 8, NULL, NULL,
417 SMU_CMD_RTC_SET_DATETIME,
418 hex2bcd(time->tm_sec),
419 hex2bcd(time->tm_min),
420 hex2bcd(time->tm_hour),
421 time->tm_wday,
422 hex2bcd(time->tm_mday),
423 hex2bcd(time->tm_mon) + 1,
424 hex2bcd(time->tm_year - 100));
425 if (rc)
426 return rc;
427 smu_spinwait_simple(&cmd);
1da177e4 428
0365ba7f 429 return 0;
1da177e4
LT
430}
431
0365ba7f 432
1da177e4
LT
433void smu_shutdown(void)
434{
0365ba7f 435 struct smu_simple_cmd cmd;
1da177e4
LT
436
437 if (smu == NULL)
438 return;
439
0365ba7f
BH
440 if (smu_queue_simple(&cmd, SMU_CMD_POWER_COMMAND, 9, NULL, NULL,
441 'S', 'H', 'U', 'T', 'D', 'O', 'W', 'N', 0))
442 return;
443 smu_spinwait_simple(&cmd);
1da177e4
LT
444 for (;;)
445 ;
1da177e4
LT
446}
447
0365ba7f 448
1da177e4
LT
449void smu_restart(void)
450{
0365ba7f 451 struct smu_simple_cmd cmd;
1da177e4
LT
452
453 if (smu == NULL)
454 return;
455
0365ba7f
BH
456 if (smu_queue_simple(&cmd, SMU_CMD_POWER_COMMAND, 8, NULL, NULL,
457 'R', 'E', 'S', 'T', 'A', 'R', 'T', 0))
458 return;
459 smu_spinwait_simple(&cmd);
1da177e4
LT
460 for (;;)
461 ;
1da177e4
LT
462}
463
0365ba7f 464
1da177e4
LT
465int smu_present(void)
466{
467 return smu != NULL;
468}
0365ba7f 469EXPORT_SYMBOL(smu_present);
1da177e4
LT
470
471
183d0202 472int __init smu_init (void)
1da177e4
LT
473{
474 struct device_node *np;
018a3d1d 475 const u32 *data;
73f38fe1 476 int ret = 0;
1da177e4
LT
477
478 np = of_find_node_by_type(NULL, "smu");
479 if (np == NULL)
480 return -ENODEV;
481
592a607b 482 printk(KERN_INFO "SMU: Driver %s %s\n", VERSION, AUTHOR);
0365ba7f 483
91b6fad5
BH
484 /*
485 * SMU based G5s need some memory below 2Gb. Thankfully this is
486 * called at a time where memblock is still available.
487 */
488 smu_cmdbuf_abs = memblock_alloc_base(4096, 4096, 0x80000000UL);
1da177e4 489 if (smu_cmdbuf_abs == 0) {
91b6fad5 490 printk(KERN_ERR "SMU: Command buffer allocation failed !\n");
73f38fe1
JL
491 ret = -EINVAL;
492 goto fail_np;
1da177e4
LT
493 }
494
495 smu = alloc_bootmem(sizeof(struct smu_device));
1da177e4
LT
496
497 spin_lock_init(&smu->lock);
0365ba7f
BH
498 INIT_LIST_HEAD(&smu->cmd_list);
499 INIT_LIST_HEAD(&smu->cmd_i2c_list);
1da177e4 500 smu->of_node = np;
ef24ba70
ME
501 smu->db_irq = 0;
502 smu->msg_irq = 0;
0365ba7f 503
1da177e4
LT
504 /* smu_cmdbuf_abs is in the low 2G of RAM, can be converted to a
505 * 32 bits value safely
506 */
507 smu->cmd_buf_abs = (u32)smu_cmdbuf_abs;
48817c58 508 smu->cmd_buf = __va(smu_cmdbuf_abs);
1da177e4 509
f620753b
BH
510 smu->db_node = of_find_node_by_name(NULL, "smu-doorbell");
511 if (smu->db_node == NULL) {
1da177e4 512 printk(KERN_ERR "SMU: Can't find doorbell GPIO !\n");
73f38fe1
JL
513 ret = -ENXIO;
514 goto fail_bootmem;
1da177e4 515 }
01b2726d 516 data = of_get_property(smu->db_node, "reg", NULL);
1da177e4
LT
517 if (data == NULL) {
518 printk(KERN_ERR "SMU: Can't find doorbell GPIO address !\n");
73f38fe1
JL
519 ret = -ENXIO;
520 goto fail_db_node;
1da177e4
LT
521 }
522
523 /* Current setup has one doorbell GPIO that does both doorbell
524 * and ack. GPIOs are at 0x50, best would be to find that out
525 * in the device-tree though.
526 */
0365ba7f
BH
527 smu->doorbell = *data;
528 if (smu->doorbell < 0x50)
529 smu->doorbell += 0x50;
0365ba7f
BH
530
531 /* Now look for the smu-interrupt GPIO */
532 do {
f620753b
BH
533 smu->msg_node = of_find_node_by_name(NULL, "smu-interrupt");
534 if (smu->msg_node == NULL)
0365ba7f 535 break;
01b2726d 536 data = of_get_property(smu->msg_node, "reg", NULL);
0365ba7f 537 if (data == NULL) {
f620753b
BH
538 of_node_put(smu->msg_node);
539 smu->msg_node = NULL;
0365ba7f
BH
540 break;
541 }
542 smu->msg = *data;
543 if (smu->msg < 0x50)
544 smu->msg += 0x50;
0365ba7f 545 } while(0);
1da177e4
LT
546
547 /* Doorbell buffer is currently hard-coded, I didn't find a proper
548 * device-tree entry giving the address. Best would probably to use
549 * an offset for K2 base though, but let's do it that way for now.
550 */
551 smu->db_buf = ioremap(0x8000860c, 0x1000);
552 if (smu->db_buf == NULL) {
553 printk(KERN_ERR "SMU: Can't map doorbell buffer pointer !\n");
73f38fe1
JL
554 ret = -ENXIO;
555 goto fail_msg_node;
1da177e4
LT
556 }
557
592a607b
BH
558 /* U3 has an issue with NAP mode when issuing SMU commands */
559 smu->broken_nap = pmac_get_uninorth_variant() < 4;
560 if (smu->broken_nap)
561 printk(KERN_INFO "SMU: using NAP mode workaround\n");
562
1da177e4
LT
563 sys_ctrler = SYS_CTRLER_SMU;
564 return 0;
565
73f38fe1 566fail_msg_node:
4b7d8358 567 of_node_put(smu->msg_node);
73f38fe1
JL
568fail_db_node:
569 of_node_put(smu->db_node);
570fail_bootmem:
81df9bff 571 free_bootmem(__pa(smu), sizeof(struct smu_device));
1da177e4 572 smu = NULL;
73f38fe1
JL
573fail_np:
574 of_node_put(np);
575 return ret;
1da177e4 576}
0365ba7f
BH
577
578
579static int smu_late_init(void)
580{
581 if (!smu)
582 return 0;
583
730745a5
BH
584 init_timer(&smu->i2c_timer);
585 smu->i2c_timer.function = smu_i2c_retry;
586 smu->i2c_timer.data = (unsigned long)smu;
587
f620753b
BH
588 if (smu->db_node) {
589 smu->db_irq = irq_of_parse_and_map(smu->db_node, 0);
ef24ba70 590 if (!smu->db_irq)
f620753b
BH
591 printk(KERN_ERR "smu: failed to map irq for node %s\n",
592 smu->db_node->full_name);
593 }
594 if (smu->msg_node) {
595 smu->msg_irq = irq_of_parse_and_map(smu->msg_node, 0);
ef24ba70 596 if (!smu->msg_irq)
f620753b
BH
597 printk(KERN_ERR "smu: failed to map irq for node %s\n",
598 smu->msg_node->full_name);
599 }
600
0365ba7f
BH
601 /*
602 * Try to request the interrupts
603 */
604
ef24ba70 605 if (smu->db_irq) {
0365ba7f 606 if (request_irq(smu->db_irq, smu_db_intr,
dace1453 607 IRQF_SHARED, "SMU doorbell", smu) < 0) {
0365ba7f
BH
608 printk(KERN_WARNING "SMU: can't "
609 "request interrupt %d\n",
610 smu->db_irq);
ef24ba70 611 smu->db_irq = 0;
0365ba7f
BH
612 }
613 }
614
ef24ba70 615 if (smu->msg_irq) {
0365ba7f 616 if (request_irq(smu->msg_irq, smu_msg_intr,
dace1453 617 IRQF_SHARED, "SMU message", smu) < 0) {
0365ba7f
BH
618 printk(KERN_WARNING "SMU: can't "
619 "request interrupt %d\n",
620 smu->msg_irq);
ef24ba70 621 smu->msg_irq = 0;
0365ba7f
BH
622 }
623 }
624
f620753b 625 smu_irq_inited = 1;
0365ba7f
BH
626 return 0;
627}
730745a5
BH
628/* This has to be before arch_initcall as the low i2c stuff relies on the
629 * above having been done before we reach arch_initcalls
630 */
631core_initcall(smu_late_init);
0365ba7f
BH
632
633/*
634 * sysfs visibility
635 */
636
c4028958 637static void smu_expose_childs(struct work_struct *unused)
0365ba7f 638{
a28d3af2
BH
639 struct device_node *np;
640
641 for (np = NULL; (np = of_get_next_child(smu->of_node, np)) != NULL;)
55b61fec 642 if (of_device_is_compatible(np, "smu-sensors"))
730745a5
BH
643 of_platform_device_create(np, "smu-sensors",
644 &smu->of_dev->dev);
0365ba7f
BH
645}
646
c4028958 647static DECLARE_WORK(smu_expose_childs_work, smu_expose_childs);
0365ba7f 648
00006124 649static int smu_platform_probe(struct platform_device* dev)
0365ba7f
BH
650{
651 if (!smu)
652 return -ENODEV;
653 smu->of_dev = dev;
654
655 /*
656 * Ok, we are matched, now expose all i2c busses. We have to defer
657 * that unfortunately or it would deadlock inside the device model
658 */
659 schedule_work(&smu_expose_childs_work);
660
661 return 0;
662}
663
46759a7c 664static const struct of_device_id smu_platform_match[] =
0365ba7f
BH
665{
666 {
667 .type = "smu",
668 },
669 {},
670};
671
00006124 672static struct platform_driver smu_of_platform_driver =
0365ba7f 673{
4018294b
GL
674 .driver = {
675 .name = "smu",
4018294b
GL
676 .of_match_table = smu_platform_match,
677 },
0365ba7f
BH
678 .probe = smu_platform_probe,
679};
680
681static int __init smu_init_sysfs(void)
682{
0365ba7f 683 /*
0365ba7f
BH
684 * For now, we don't power manage machines with an SMU chip,
685 * I'm a bit too far from figuring out how that works with those
686 * new chipsets, but that will come back and bite us
687 */
00006124 688 platform_driver_register(&smu_of_platform_driver);
0365ba7f
BH
689 return 0;
690}
691
692device_initcall(smu_init_sysfs);
693
2dc11581 694struct platform_device *smu_get_ofdev(void)
0365ba7f
BH
695{
696 if (!smu)
697 return NULL;
698 return smu->of_dev;
699}
700
701EXPORT_SYMBOL_GPL(smu_get_ofdev);
702
703/*
704 * i2c interface
705 */
706
707static void smu_i2c_complete_command(struct smu_i2c_cmd *cmd, int fail)
708{
709 void (*done)(struct smu_i2c_cmd *cmd, void *misc) = cmd->done;
710 void *misc = cmd->misc;
711 unsigned long flags;
712
713 /* Check for read case */
714 if (!fail && cmd->read) {
715 if (cmd->pdata[0] < 1)
716 fail = 1;
717 else
718 memcpy(cmd->info.data, &cmd->pdata[1],
719 cmd->info.datalen);
720 }
721
722 DPRINTK("SMU: completing, success: %d\n", !fail);
723
724 /* Update status and mark no pending i2c command with lock
725 * held so nobody comes in while we dequeue an eventual
726 * pending next i2c command
727 */
728 spin_lock_irqsave(&smu->lock, flags);
729 smu->cmd_i2c_cur = NULL;
730 wmb();
731 cmd->status = fail ? -EIO : 0;
732
733 /* Is there another i2c command waiting ? */
734 if (!list_empty(&smu->cmd_i2c_list)) {
735 struct smu_i2c_cmd *newcmd;
736
737 /* Fetch it, new current, remove from list */
738 newcmd = list_entry(smu->cmd_i2c_list.next,
739 struct smu_i2c_cmd, link);
740 smu->cmd_i2c_cur = newcmd;
741 list_del(&cmd->link);
742
743 /* Queue with low level smu */
744 list_add_tail(&cmd->scmd.link, &smu->cmd_list);
745 if (smu->cmd_cur == NULL)
746 smu_start_cmd();
747 }
748 spin_unlock_irqrestore(&smu->lock, flags);
749
750 /* Call command completion handler if any */
751 if (done)
752 done(cmd, misc);
753
754}
755
756
757static void smu_i2c_retry(unsigned long data)
758{
730745a5 759 struct smu_i2c_cmd *cmd = smu->cmd_i2c_cur;
0365ba7f
BH
760
761 DPRINTK("SMU: i2c failure, requeuing...\n");
762
763 /* requeue command simply by resetting reply_len */
764 cmd->pdata[0] = 0xff;
730745a5 765 cmd->scmd.reply_len = sizeof(cmd->pdata);
0365ba7f
BH
766 smu_queue_cmd(&cmd->scmd);
767}
768
769
770static void smu_i2c_low_completion(struct smu_cmd *scmd, void *misc)
771{
772 struct smu_i2c_cmd *cmd = misc;
773 int fail = 0;
774
775 DPRINTK("SMU: i2c compl. stage=%d status=%x pdata[0]=%x rlen: %x\n",
776 cmd->stage, scmd->status, cmd->pdata[0], scmd->reply_len);
777
778 /* Check for possible status */
779 if (scmd->status < 0)
780 fail = 1;
781 else if (cmd->read) {
782 if (cmd->stage == 0)
783 fail = cmd->pdata[0] != 0;
784 else
785 fail = cmd->pdata[0] >= 0x80;
786 } else {
787 fail = cmd->pdata[0] != 0;
788 }
789
790 /* Handle failures by requeuing command, after 5ms interval
791 */
792 if (fail && --cmd->retries > 0) {
793 DPRINTK("SMU: i2c failure, starting timer...\n");
730745a5 794 BUG_ON(cmd != smu->cmd_i2c_cur);
f620753b
BH
795 if (!smu_irq_inited) {
796 mdelay(5);
797 smu_i2c_retry(0);
798 return;
799 }
730745a5 800 mod_timer(&smu->i2c_timer, jiffies + msecs_to_jiffies(5));
0365ba7f
BH
801 return;
802 }
803
804 /* If failure or stage 1, command is complete */
805 if (fail || cmd->stage != 0) {
806 smu_i2c_complete_command(cmd, fail);
807 return;
808 }
809
810 DPRINTK("SMU: going to stage 1\n");
811
812 /* Ok, initial command complete, now poll status */
813 scmd->reply_buf = cmd->pdata;
730745a5 814 scmd->reply_len = sizeof(cmd->pdata);
0365ba7f
BH
815 scmd->data_buf = cmd->pdata;
816 scmd->data_len = 1;
817 cmd->pdata[0] = 0;
818 cmd->stage = 1;
819 cmd->retries = 20;
820 smu_queue_cmd(scmd);
821}
822
823
824int smu_queue_i2c(struct smu_i2c_cmd *cmd)
825{
826 unsigned long flags;
827
828 if (smu == NULL)
829 return -ENODEV;
830
831 /* Fill most fields of scmd */
832 cmd->scmd.cmd = SMU_CMD_I2C_COMMAND;
833 cmd->scmd.done = smu_i2c_low_completion;
834 cmd->scmd.misc = cmd;
835 cmd->scmd.reply_buf = cmd->pdata;
730745a5 836 cmd->scmd.reply_len = sizeof(cmd->pdata);
0365ba7f
BH
837 cmd->scmd.data_buf = (u8 *)(char *)&cmd->info;
838 cmd->scmd.status = 1;
839 cmd->stage = 0;
840 cmd->pdata[0] = 0xff;
841 cmd->retries = 20;
842 cmd->status = 1;
843
844 /* Check transfer type, sanitize some "info" fields
845 * based on transfer type and do more checking
846 */
847 cmd->info.caddr = cmd->info.devaddr;
848 cmd->read = cmd->info.devaddr & 0x01;
849 switch(cmd->info.type) {
850 case SMU_I2C_TRANSFER_SIMPLE:
851 memset(&cmd->info.sublen, 0, 4);
852 break;
853 case SMU_I2C_TRANSFER_COMBINED:
854 cmd->info.devaddr &= 0xfe;
855 case SMU_I2C_TRANSFER_STDSUB:
856 if (cmd->info.sublen > 3)
857 return -EINVAL;
858 break;
859 default:
860 return -EINVAL;
861 }
862
863 /* Finish setting up command based on transfer direction
864 */
865 if (cmd->read) {
866 if (cmd->info.datalen > SMU_I2C_READ_MAX)
867 return -EINVAL;
868 memset(cmd->info.data, 0xff, cmd->info.datalen);
869 cmd->scmd.data_len = 9;
870 } else {
871 if (cmd->info.datalen > SMU_I2C_WRITE_MAX)
872 return -EINVAL;
873 cmd->scmd.data_len = 9 + cmd->info.datalen;
874 }
875
876 DPRINTK("SMU: i2c enqueuing command\n");
877 DPRINTK("SMU: %s, len=%d bus=%x addr=%x sub0=%x type=%x\n",
878 cmd->read ? "read" : "write", cmd->info.datalen,
879 cmd->info.bus, cmd->info.caddr,
880 cmd->info.subaddr[0], cmd->info.type);
881
882
883 /* Enqueue command in i2c list, and if empty, enqueue also in
884 * main command list
885 */
886 spin_lock_irqsave(&smu->lock, flags);
887 if (smu->cmd_i2c_cur == NULL) {
888 smu->cmd_i2c_cur = cmd;
889 list_add_tail(&cmd->scmd.link, &smu->cmd_list);
890 if (smu->cmd_cur == NULL)
891 smu_start_cmd();
892 } else
893 list_add_tail(&cmd->link, &smu->cmd_i2c_list);
894 spin_unlock_irqrestore(&smu->lock, flags);
895
896 return 0;
897}
898
183d0202
BH
899/*
900 * Handling of "partitions"
901 */
902
903static int smu_read_datablock(u8 *dest, unsigned int addr, unsigned int len)
904{
6e9a4738 905 DECLARE_COMPLETION_ONSTACK(comp);
183d0202
BH
906 unsigned int chunk;
907 struct smu_cmd cmd;
908 int rc;
909 u8 params[8];
910
911 /* We currently use a chunk size of 0xe. We could check the
912 * SMU firmware version and use bigger sizes though
913 */
914 chunk = 0xe;
915
916 while (len) {
917 unsigned int clen = min(len, chunk);
918
919 cmd.cmd = SMU_CMD_MISC_ee_COMMAND;
920 cmd.data_len = 7;
921 cmd.data_buf = params;
922 cmd.reply_len = chunk;
923 cmd.reply_buf = dest;
924 cmd.done = smu_done_complete;
925 cmd.misc = &comp;
926 params[0] = SMU_CMD_MISC_ee_GET_DATABLOCK_REC;
927 params[1] = 0x4;
928 *((u32 *)&params[2]) = addr;
929 params[6] = clen;
930
931 rc = smu_queue_cmd(&cmd);
932 if (rc)
933 return rc;
934 wait_for_completion(&comp);
935 if (cmd.status != 0)
936 return rc;
937 if (cmd.reply_len != clen) {
938 printk(KERN_DEBUG "SMU: short read in "
939 "smu_read_datablock, got: %d, want: %d\n",
940 cmd.reply_len, clen);
941 return -EIO;
942 }
943 len -= clen;
944 addr += clen;
945 dest += clen;
946 }
947 return 0;
948}
949
950static struct smu_sdbp_header *smu_create_sdb_partition(int id)
951{
6e9a4738 952 DECLARE_COMPLETION_ONSTACK(comp);
183d0202
BH
953 struct smu_simple_cmd cmd;
954 unsigned int addr, len, tlen;
955 struct smu_sdbp_header *hdr;
956 struct property *prop;
957
958 /* First query the partition info */
1beb6a7d 959 DPRINTK("SMU: Query partition infos ... (irq=%d)\n", smu->db_irq);
183d0202
BH
960 smu_queue_simple(&cmd, SMU_CMD_PARTITION_COMMAND, 2,
961 smu_done_complete, &comp,
962 SMU_CMD_PARTITION_LATEST, id);
963 wait_for_completion(&comp);
1beb6a7d
BH
964 DPRINTK("SMU: done, status: %d, reply_len: %d\n",
965 cmd.cmd.status, cmd.cmd.reply_len);
183d0202
BH
966
967 /* Partition doesn't exist (or other error) */
968 if (cmd.cmd.status != 0 || cmd.cmd.reply_len != 6)
969 return NULL;
970
971 /* Fetch address and length from reply */
972 addr = *((u16 *)cmd.buffer);
973 len = cmd.buffer[3] << 2;
974 /* Calucluate total length to allocate, including the 17 bytes
975 * for "sdb-partition-XX" that we append at the end of the buffer
976 */
977 tlen = sizeof(struct property) + len + 18;
978
cd861280 979 prop = kzalloc(tlen, GFP_KERNEL);
183d0202
BH
980 if (prop == NULL)
981 return NULL;
982 hdr = (struct smu_sdbp_header *)(prop + 1);
983 prop->name = ((char *)prop) + tlen - 18;
984 sprintf(prop->name, "sdb-partition-%02x", id);
985 prop->length = len;
1a38147e 986 prop->value = hdr;
183d0202
BH
987 prop->next = NULL;
988
989 /* Read the datablock */
990 if (smu_read_datablock((u8 *)hdr, addr, len)) {
991 printk(KERN_DEBUG "SMU: datablock read failed while reading "
992 "partition %02x !\n", id);
993 goto failure;
994 }
995
996 /* Got it, check a few things and create the property */
997 if (hdr->id != id) {
998 printk(KERN_DEBUG "SMU: Reading partition %02x and got "
999 "%02x !\n", id, hdr->id);
1000 goto failure;
1001 }
79d1c712 1002 if (of_add_property(smu->of_node, prop)) {
183d0202
BH
1003 printk(KERN_DEBUG "SMU: Failed creating sdb-partition-%02x "
1004 "property !\n", id);
1005 goto failure;
1006 }
1007
1008 return hdr;
1009 failure:
1010 kfree(prop);
1011 return NULL;
1012}
1013
1014/* Note: Only allowed to return error code in pointers (using ERR_PTR)
1015 * when interruptible is 1
1016 */
018a3d1d
JK
1017const struct smu_sdbp_header *__smu_get_sdb_partition(int id,
1018 unsigned int *size, int interruptible)
4350147a
BH
1019{
1020 char pname[32];
018a3d1d 1021 const struct smu_sdbp_header *part;
4350147a
BH
1022
1023 if (!smu)
1024 return NULL;
1025
1026 sprintf(pname, "sdb-partition-%02x", id);
183d0202 1027
1beb6a7d
BH
1028 DPRINTK("smu_get_sdb_partition(%02x)\n", id);
1029
183d0202
BH
1030 if (interruptible) {
1031 int rc;
14cc3e2b 1032 rc = mutex_lock_interruptible(&smu_part_access);
183d0202
BH
1033 if (rc)
1034 return ERR_PTR(rc);
1035 } else
14cc3e2b 1036 mutex_lock(&smu_part_access);
183d0202 1037
01b2726d 1038 part = of_get_property(smu->of_node, pname, size);
183d0202 1039 if (part == NULL) {
1beb6a7d 1040 DPRINTK("trying to extract from SMU ...\n");
183d0202
BH
1041 part = smu_create_sdb_partition(id);
1042 if (part != NULL && size)
1043 *size = part->len << 2;
1044 }
14cc3e2b 1045 mutex_unlock(&smu_part_access);
183d0202
BH
1046 return part;
1047}
1048
018a3d1d 1049const struct smu_sdbp_header *smu_get_sdb_partition(int id, unsigned int *size)
183d0202
BH
1050{
1051 return __smu_get_sdb_partition(id, size, 0);
4350147a
BH
1052}
1053EXPORT_SYMBOL(smu_get_sdb_partition);
0365ba7f
BH
1054
1055
1056/*
1057 * Userland driver interface
1058 */
1059
1060
1061static LIST_HEAD(smu_clist);
1062static DEFINE_SPINLOCK(smu_clist_lock);
1063
1064enum smu_file_mode {
1065 smu_file_commands,
1066 smu_file_events,
1067 smu_file_closing
1068};
1069
1070struct smu_private
1071{
1072 struct list_head list;
1073 enum smu_file_mode mode;
1074 int busy;
1075 struct smu_cmd cmd;
1076 spinlock_t lock;
1077 wait_queue_head_t wait;
1078 u8 buffer[SMU_MAX_DATA];
1079};
1080
1081
1082static int smu_open(struct inode *inode, struct file *file)
1083{
1084 struct smu_private *pp;
1085 unsigned long flags;
1086
dd00cc48 1087 pp = kzalloc(sizeof(struct smu_private), GFP_KERNEL);
0365ba7f
BH
1088 if (pp == 0)
1089 return -ENOMEM;
0365ba7f
BH
1090 spin_lock_init(&pp->lock);
1091 pp->mode = smu_file_commands;
1092 init_waitqueue_head(&pp->wait);
1093
d851b6e0 1094 mutex_lock(&smu_mutex);
0365ba7f
BH
1095 spin_lock_irqsave(&smu_clist_lock, flags);
1096 list_add(&pp->list, &smu_clist);
1097 spin_unlock_irqrestore(&smu_clist_lock, flags);
1098 file->private_data = pp;
d851b6e0 1099 mutex_unlock(&smu_mutex);
0365ba7f
BH
1100
1101 return 0;
1102}
1103
1104
1105static void smu_user_cmd_done(struct smu_cmd *cmd, void *misc)
1106{
1107 struct smu_private *pp = misc;
1108
1109 wake_up_all(&pp->wait);
1110}
1111
1112
1113static ssize_t smu_write(struct file *file, const char __user *buf,
1114 size_t count, loff_t *ppos)
1115{
1116 struct smu_private *pp = file->private_data;
1117 unsigned long flags;
1118 struct smu_user_cmd_hdr hdr;
1119 int rc = 0;
1120
1121 if (pp->busy)
1122 return -EBUSY;
1123 else if (copy_from_user(&hdr, buf, sizeof(hdr)))
1124 return -EFAULT;
1125 else if (hdr.cmdtype == SMU_CMDTYPE_WANTS_EVENTS) {
1126 pp->mode = smu_file_events;
1127 return 0;
183d0202 1128 } else if (hdr.cmdtype == SMU_CMDTYPE_GET_PARTITION) {
018a3d1d 1129 const struct smu_sdbp_header *part;
183d0202
BH
1130 part = __smu_get_sdb_partition(hdr.cmd, NULL, 1);
1131 if (part == NULL)
1132 return -EINVAL;
1133 else if (IS_ERR(part))
1134 return PTR_ERR(part);
1135 return 0;
0365ba7f
BH
1136 } else if (hdr.cmdtype != SMU_CMDTYPE_SMU)
1137 return -EINVAL;
1138 else if (pp->mode != smu_file_commands)
1139 return -EBADFD;
1140 else if (hdr.data_len > SMU_MAX_DATA)
1141 return -EINVAL;
1142
1143 spin_lock_irqsave(&pp->lock, flags);
1144 if (pp->busy) {
1145 spin_unlock_irqrestore(&pp->lock, flags);
1146 return -EBUSY;
1147 }
1148 pp->busy = 1;
1149 pp->cmd.status = 1;
1150 spin_unlock_irqrestore(&pp->lock, flags);
1151
1152 if (copy_from_user(pp->buffer, buf + sizeof(hdr), hdr.data_len)) {
1153 pp->busy = 0;
1154 return -EFAULT;
1155 }
1156
1157 pp->cmd.cmd = hdr.cmd;
1158 pp->cmd.data_len = hdr.data_len;
1159 pp->cmd.reply_len = SMU_MAX_DATA;
1160 pp->cmd.data_buf = pp->buffer;
1161 pp->cmd.reply_buf = pp->buffer;
1162 pp->cmd.done = smu_user_cmd_done;
1163 pp->cmd.misc = pp;
1164 rc = smu_queue_cmd(&pp->cmd);
1165 if (rc < 0)
1166 return rc;
1167 return count;
1168}
1169
1170
1171static ssize_t smu_read_command(struct file *file, struct smu_private *pp,
1172 char __user *buf, size_t count)
1173{
1174 DECLARE_WAITQUEUE(wait, current);
1175 struct smu_user_reply_hdr hdr;
1176 unsigned long flags;
1177 int size, rc = 0;
1178
1179 if (!pp->busy)
1180 return 0;
1181 if (count < sizeof(struct smu_user_reply_hdr))
1182 return -EOVERFLOW;
1183 spin_lock_irqsave(&pp->lock, flags);
1184 if (pp->cmd.status == 1) {
86e4754a
JL
1185 if (file->f_flags & O_NONBLOCK) {
1186 spin_unlock_irqrestore(&pp->lock, flags);
0365ba7f 1187 return -EAGAIN;
86e4754a 1188 }
0365ba7f
BH
1189 add_wait_queue(&pp->wait, &wait);
1190 for (;;) {
1191 set_current_state(TASK_INTERRUPTIBLE);
1192 rc = 0;
1193 if (pp->cmd.status != 1)
1194 break;
1195 rc = -ERESTARTSYS;
1196 if (signal_pending(current))
1197 break;
1198 spin_unlock_irqrestore(&pp->lock, flags);
1199 schedule();
1200 spin_lock_irqsave(&pp->lock, flags);
1201 }
1202 set_current_state(TASK_RUNNING);
1203 remove_wait_queue(&pp->wait, &wait);
1204 }
1205 spin_unlock_irqrestore(&pp->lock, flags);
1206 if (rc)
1207 return rc;
1208 if (pp->cmd.status != 0)
1209 pp->cmd.reply_len = 0;
1210 size = sizeof(hdr) + pp->cmd.reply_len;
1211 if (count < size)
1212 size = count;
1213 rc = size;
1214 hdr.status = pp->cmd.status;
1215 hdr.reply_len = pp->cmd.reply_len;
1216 if (copy_to_user(buf, &hdr, sizeof(hdr)))
1217 return -EFAULT;
1218 size -= sizeof(hdr);
1219 if (size && copy_to_user(buf + sizeof(hdr), pp->buffer, size))
1220 return -EFAULT;
1221 pp->busy = 0;
1222
1223 return rc;
1224}
1225
1226
1227static ssize_t smu_read_events(struct file *file, struct smu_private *pp,
1228 char __user *buf, size_t count)
1229{
1230 /* Not implemented */
1231 msleep_interruptible(1000);
1232 return 0;
1233}
1234
1235
1236static ssize_t smu_read(struct file *file, char __user *buf,
1237 size_t count, loff_t *ppos)
1238{
1239 struct smu_private *pp = file->private_data;
1240
1241 if (pp->mode == smu_file_commands)
1242 return smu_read_command(file, pp, buf, count);
1243 if (pp->mode == smu_file_events)
1244 return smu_read_events(file, pp, buf, count);
1245
1246 return -EBADFD;
1247}
1248
1249static unsigned int smu_fpoll(struct file *file, poll_table *wait)
1250{
1251 struct smu_private *pp = file->private_data;
1252 unsigned int mask = 0;
1253 unsigned long flags;
1254
1255 if (pp == 0)
1256 return 0;
1257
1258 if (pp->mode == smu_file_commands) {
1259 poll_wait(file, &pp->wait, wait);
1260
1261 spin_lock_irqsave(&pp->lock, flags);
1262 if (pp->busy && pp->cmd.status != 1)
1263 mask |= POLLIN;
1264 spin_unlock_irqrestore(&pp->lock, flags);
2055fb41
RV
1265 }
1266 if (pp->mode == smu_file_events) {
0365ba7f
BH
1267 /* Not yet implemented */
1268 }
1269 return mask;
1270}
1271
1272static int smu_release(struct inode *inode, struct file *file)
1273{
1274 struct smu_private *pp = file->private_data;
1275 unsigned long flags;
1276 unsigned int busy;
1277
1278 if (pp == 0)
1279 return 0;
1280
1281 file->private_data = NULL;
1282
1283 /* Mark file as closing to avoid races with new request */
1284 spin_lock_irqsave(&pp->lock, flags);
1285 pp->mode = smu_file_closing;
1286 busy = pp->busy;
1287
1288 /* Wait for any pending request to complete */
1289 if (busy && pp->cmd.status == 1) {
1290 DECLARE_WAITQUEUE(wait, current);
1291
1292 add_wait_queue(&pp->wait, &wait);
1293 for (;;) {
1294 set_current_state(TASK_UNINTERRUPTIBLE);
1295 if (pp->cmd.status != 1)
1296 break;
0365ba7f 1297 spin_unlock_irqrestore(&pp->lock, flags);
94256dd6
AM
1298 schedule();
1299 spin_lock_irqsave(&pp->lock, flags);
0365ba7f
BH
1300 }
1301 set_current_state(TASK_RUNNING);
1302 remove_wait_queue(&pp->wait, &wait);
1303 }
1304 spin_unlock_irqrestore(&pp->lock, flags);
1305
1306 spin_lock_irqsave(&smu_clist_lock, flags);
1307 list_del(&pp->list);
1308 spin_unlock_irqrestore(&smu_clist_lock, flags);
1309 kfree(pp);
1310
1311 return 0;
1312}
1313
1314
fa027c2a 1315static const struct file_operations smu_device_fops = {
0365ba7f
BH
1316 .llseek = no_llseek,
1317 .read = smu_read,
1318 .write = smu_write,
1319 .poll = smu_fpoll,
1320 .open = smu_open,
1321 .release = smu_release,
1322};
1323
6b67f62c 1324static struct miscdevice pmu_device = {
0365ba7f
BH
1325 MISC_DYNAMIC_MINOR, "smu", &smu_device_fops
1326};
1327
1328static int smu_device_init(void)
1329{
1330 if (!smu)
1331 return -ENODEV;
1332 if (misc_register(&pmu_device) < 0)
1333 printk(KERN_ERR "via-pmu: cannot register misc device.\n");
1334 return 0;
1335}
1336device_initcall(smu_device_init);