]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/media/common/tuners/tda18271-fe.c
[media] tda18271: add support for QAM 7 MHz map
[mirror_ubuntu-hirsute-kernel.git] / drivers / media / common / tuners / tda18271-fe.c
CommitLineData
5bea1cd3 1/*
6ca04de3 2 tda18271-fe.c - driver for the Philips / NXP TDA18271 silicon tuner
5bea1cd3 3
59067f7e 4 Copyright (C) 2007, 2008 Michael Krufky <mkrufky@linuxtv.org>
5bea1cd3
MK
5
6 This program is free software; you can redistribute it and/or modify
7 it under the terms of the GNU General Public License as published by
8 the Free Software Foundation; either version 2 of the License, or
9 (at your option) any later version.
10
11 This program is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 GNU General Public License for more details.
15
16 You should have received a copy of the GNU General Public License
17 along with this program; if not, write to the Free Software
18 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19*/
20
5bea1cd3
MK
21#include <linux/delay.h>
22#include <linux/videodev2.h>
6ca04de3 23#include "tda18271-priv.h"
5bea1cd3 24
b5f3e1e1 25int tda18271_debug;
54465b08 26module_param_named(debug, tda18271_debug, int, 0644);
0e1fab90 27MODULE_PARM_DESC(debug, "set debug level "
cf04d29c 28 "(info=1, map=2, reg=4, adv=8, cal=16 (or-able))");
5bea1cd3 29
81016b49 30static int tda18271_cal_on_startup = -1;
0f96251e
MK
31module_param_named(cal, tda18271_cal_on_startup, int, 0644);
32MODULE_PARM_DESC(cal, "perform RF tracking filter calibration on startup");
33
a4f263b5 34static DEFINE_MUTEX(tda18271_list_mutex);
f9e315a1 35static LIST_HEAD(hybrid_tuner_instance_list);
a4f263b5 36
5bea1cd3
MK
37/*---------------------------------------------------------------------*/
38
4240b460
MK
39static int tda18271_toggle_output(struct dvb_frontend *fe, int standby)
40{
41 struct tda18271_priv *priv = fe->tuner_priv;
42
43 int ret = tda18271_set_standby_mode(fe, standby ? 1 : 0,
44 priv->output_opt & TDA18271_OUTPUT_LT_OFF ? 1 : 0,
45 priv->output_opt & TDA18271_OUTPUT_XT_OFF ? 1 : 0);
46
47 if (tda_fail(ret))
48 goto fail;
49
50 tda_dbg("%s mode: xtal oscillator %s, slave tuner loop thru %s\n",
51 standby ? "standby" : "active",
52 priv->output_opt & TDA18271_OUTPUT_XT_OFF ? "off" : "on",
53 priv->output_opt & TDA18271_OUTPUT_LT_OFF ? "off" : "on");
54fail:
55 return ret;
56}
57
58/*---------------------------------------------------------------------*/
59
868f5ccd
MK
60static inline int charge_pump_source(struct dvb_frontend *fe, int force)
61{
62 struct tda18271_priv *priv = fe->tuner_priv;
63 return tda18271_charge_pump_source(fe,
64 (priv->role == TDA18271_SLAVE) ?
65 TDA18271_CAL_PLL :
66 TDA18271_MAIN_PLL, force);
67}
68
44e645c2
MK
69static inline void tda18271_set_if_notch(struct dvb_frontend *fe)
70{
71 struct tda18271_priv *priv = fe->tuner_priv;
72 unsigned char *regs = priv->tda18271_regs;
73
74 switch (priv->mode) {
75 case TDA18271_ANALOG:
76 regs[R_MPD] &= ~0x80; /* IF notch = 0 */
77 break;
78 case TDA18271_DIGITAL:
79 regs[R_MPD] |= 0x80; /* IF notch = 1 */
80 break;
81 }
82}
83
255b5113 84static int tda18271_channel_configuration(struct dvb_frontend *fe,
c293d0a7
MK
85 struct tda18271_std_map_item *map,
86 u32 freq, u32 bw)
255b5113
MK
87{
88 struct tda18271_priv *priv = fe->tuner_priv;
89 unsigned char *regs = priv->tda18271_regs;
31940e39 90 int ret;
255b5113
MK
91 u32 N;
92
93 /* update TV broadcast parameters */
94
95 /* set standard */
96 regs[R_EP3] &= ~0x1f; /* clear std bits */
7f7203df 97 regs[R_EP3] |= (map->agc_mode << 3) | map->std;
255b5113 98
51858d13
MK
99 if (priv->id == TDA18271HDC2) {
100 /* set rfagc to high speed mode */
101 regs[R_EP3] &= ~0x04;
102 }
40194b2b 103
255b5113
MK
104 /* set cal mode to normal */
105 regs[R_EP4] &= ~0x03;
106
44e645c2 107 /* update IF output level */
255b5113 108 regs[R_EP4] &= ~0x1c; /* clear if level bits */
14c74b23 109 regs[R_EP4] |= (map->if_lvl << 2);
255b5113 110
c293d0a7
MK
111 /* update FM_RFn */
112 regs[R_EP4] &= ~0x80;
113 regs[R_EP4] |= map->fm_rfn << 7;
255b5113 114
c0dc0c11
MK
115 /* update rf top / if top */
116 regs[R_EB22] = 0x00;
117 regs[R_EB22] |= map->rfagc_top;
31940e39 118 ret = tda18271_write_regs(fe, R_EB22, 1);
4bd5d107 119 if (tda_fail(ret))
31940e39 120 goto fail;
255b5113
MK
121
122 /* --------------------------------------------------------------- */
123
124 /* disable Power Level Indicator */
125 regs[R_EP1] |= 0x40;
126
7ae1ac4c
MK
127 /* make sure thermometer is off */
128 regs[R_TM] &= ~0x10;
129
255b5113
MK
130 /* frequency dependent parameters */
131
132 tda18271_calc_ir_measure(fe, &freq);
133
134 tda18271_calc_bp_filter(fe, &freq);
135
136 tda18271_calc_rf_band(fe, &freq);
137
138 tda18271_calc_gain_taper(fe, &freq);
139
140 /* --------------------------------------------------------------- */
141
142 /* dual tuner and agc1 extra configuration */
143
868f5ccd
MK
144 switch (priv->role) {
145 case TDA18271_MASTER:
146 regs[R_EB1] |= 0x04; /* main vco */
147 break;
148 case TDA18271_SLAVE:
149 regs[R_EB1] &= ~0x04; /* cal vco */
150 break;
151 }
255b5113
MK
152
153 /* agc1 always active */
154 regs[R_EB1] &= ~0x02;
155
156 /* agc1 has priority on agc2 */
157 regs[R_EB1] &= ~0x01;
158
31940e39 159 ret = tda18271_write_regs(fe, R_EB1, 1);
4bd5d107 160 if (tda_fail(ret))
31940e39 161 goto fail;
255b5113
MK
162
163 /* --------------------------------------------------------------- */
164
c293d0a7 165 N = map->if_freq * 1000 + freq;
255b5113 166
868f5ccd
MK
167 switch (priv->role) {
168 case TDA18271_MASTER:
169 tda18271_calc_main_pll(fe, N);
44e645c2 170 tda18271_set_if_notch(fe);
868f5ccd
MK
171 tda18271_write_regs(fe, R_MPD, 4);
172 break;
173 case TDA18271_SLAVE:
174 tda18271_calc_cal_pll(fe, N);
175 tda18271_write_regs(fe, R_CPD, 4);
176
177 regs[R_MPD] = regs[R_CPD] & 0x7f;
44e645c2 178 tda18271_set_if_notch(fe);
868f5ccd
MK
179 tda18271_write_regs(fe, R_MPD, 1);
180 break;
181 }
255b5113 182
31940e39 183 ret = tda18271_write_regs(fe, R_TM, 7);
4bd5d107 184 if (tda_fail(ret))
31940e39 185 goto fail;
255b5113 186
868f5ccd
MK
187 /* force charge pump source */
188 charge_pump_source(fe, 1);
255b5113
MK
189
190 msleep(1);
191
868f5ccd
MK
192 /* return pll to normal operation */
193 charge_pump_source(fe, 0);
255b5113 194
40194b2b
MK
195 msleep(20);
196
51858d13
MK
197 if (priv->id == TDA18271HDC2) {
198 /* set rfagc to normal speed mode */
199 if (map->fm_rfn)
200 regs[R_EP3] &= ~0x04;
201 else
202 regs[R_EP3] |= 0x04;
203 ret = tda18271_write_regs(fe, R_EP3, 1);
204 }
31940e39
MK
205fail:
206 return ret;
255b5113
MK
207}
208
209static int tda18271_read_thermometer(struct dvb_frontend *fe)
210{
211 struct tda18271_priv *priv = fe->tuner_priv;
212 unsigned char *regs = priv->tda18271_regs;
213 int tm;
214
215 /* switch thermometer on */
216 regs[R_TM] |= 0x10;
217 tda18271_write_regs(fe, R_TM, 1);
218
219 /* read thermometer info */
220 tda18271_read_regs(fe);
221
222 if ((((regs[R_TM] & 0x0f) == 0x00) && ((regs[R_TM] & 0x20) == 0x20)) ||
223 (((regs[R_TM] & 0x0f) == 0x08) && ((regs[R_TM] & 0x20) == 0x00))) {
224
225 if ((regs[R_TM] & 0x20) == 0x20)
226 regs[R_TM] &= ~0x20;
227 else
228 regs[R_TM] |= 0x20;
229
230 tda18271_write_regs(fe, R_TM, 1);
231
232 msleep(10); /* temperature sensing */
233
234 /* read thermometer info */
235 tda18271_read_regs(fe);
236 }
237
238 tm = tda18271_lookup_thermometer(fe);
239
240 /* switch thermometer off */
241 regs[R_TM] &= ~0x10;
242 tda18271_write_regs(fe, R_TM, 1);
243
244 /* set CAL mode to normal */
245 regs[R_EP4] &= ~0x03;
246 tda18271_write_regs(fe, R_EP4, 1);
247
248 return tm;
249}
250
12afe378
MK
251/* ------------------------------------------------------------------ */
252
d1c53424
MK
253static int tda18271c2_rf_tracking_filters_correction(struct dvb_frontend *fe,
254 u32 freq)
255b5113
MK
255{
256 struct tda18271_priv *priv = fe->tuner_priv;
257 struct tda18271_rf_tracking_filter_cal *map = priv->rf_cal_state;
258 unsigned char *regs = priv->tda18271_regs;
3a6b49fe
MK
259 int i, ret;
260 u8 tm_current, dc_over_dt, rf_tab;
261 s32 rfcal_comp, approx;
255b5113
MK
262
263 /* power up */
20f42063 264 ret = tda18271_set_standby_mode(fe, 0, 0, 0);
4bd5d107 265 if (tda_fail(ret))
20f42063 266 goto fail;
255b5113
MK
267
268 /* read die current temperature */
269 tm_current = tda18271_read_thermometer(fe);
270
271 /* frequency dependent parameters */
272
273 tda18271_calc_rf_cal(fe, &freq);
274 rf_tab = regs[R_EB14];
275
276 i = tda18271_lookup_rf_band(fe, &freq, NULL);
4bd5d107
MK
277 if (tda_fail(i))
278 return i;
255b5113
MK
279
280 if ((0 == map[i].rf3) || (freq / 1000 < map[i].rf2)) {
3a6b49fe
MK
281 approx = map[i].rf_a1 * (s32)(freq / 1000 - map[i].rf1) +
282 map[i].rf_b1 + rf_tab;
255b5113 283 } else {
3a6b49fe
MK
284 approx = map[i].rf_a2 * (s32)(freq / 1000 - map[i].rf2) +
285 map[i].rf_b2 + rf_tab;
255b5113
MK
286 }
287
288 if (approx < 0)
289 approx = 0;
290 if (approx > 255)
291 approx = 255;
292
293 tda18271_lookup_map(fe, RF_CAL_DC_OVER_DT, &freq, &dc_over_dt);
294
295 /* calculate temperature compensation */
3a6b49fe 296 rfcal_comp = dc_over_dt * (s32)(tm_current - priv->tm_rfcal) / 1000;
255b5113 297
3a6b49fe 298 regs[R_EB14] = (unsigned char)(approx + rfcal_comp);
20f42063
MK
299 ret = tda18271_write_regs(fe, R_EB14, 1);
300fail:
301 return ret;
255b5113
MK
302}
303
304static int tda18271_por(struct dvb_frontend *fe)
305{
306 struct tda18271_priv *priv = fe->tuner_priv;
307 unsigned char *regs = priv->tda18271_regs;
24124f78 308 int ret;
255b5113
MK
309
310 /* power up detector 1 */
311 regs[R_EB12] &= ~0x20;
24124f78 312 ret = tda18271_write_regs(fe, R_EB12, 1);
4bd5d107 313 if (tda_fail(ret))
24124f78 314 goto fail;
255b5113
MK
315
316 regs[R_EB18] &= ~0x80; /* turn agc1 loop on */
317 regs[R_EB18] &= ~0x03; /* set agc1_gain to 6 dB */
24124f78 318 ret = tda18271_write_regs(fe, R_EB18, 1);
4bd5d107 319 if (tda_fail(ret))
24124f78 320 goto fail;
255b5113
MK
321
322 regs[R_EB21] |= 0x03; /* set agc2_gain to -6 dB */
323
324 /* POR mode */
24124f78 325 ret = tda18271_set_standby_mode(fe, 1, 0, 0);
4bd5d107 326 if (tda_fail(ret))
24124f78 327 goto fail;
255b5113
MK
328
329 /* disable 1.5 MHz low pass filter */
330 regs[R_EB23] &= ~0x04; /* forcelp_fc2_en = 0 */
331 regs[R_EB23] &= ~0x02; /* XXX: lp_fc[2] = 0 */
24124f78
MK
332 ret = tda18271_write_regs(fe, R_EB21, 3);
333fail:
334 return ret;
255b5113
MK
335}
336
337static int tda18271_calibrate_rf(struct dvb_frontend *fe, u32 freq)
338{
339 struct tda18271_priv *priv = fe->tuner_priv;
340 unsigned char *regs = priv->tda18271_regs;
341 u32 N;
342
343 /* set CAL mode to normal */
344 regs[R_EP4] &= ~0x03;
345 tda18271_write_regs(fe, R_EP4, 1);
346
347 /* switch off agc1 */
348 regs[R_EP3] |= 0x40; /* sm_lt = 1 */
349
350 regs[R_EB18] |= 0x03; /* set agc1_gain to 15 dB */
351 tda18271_write_regs(fe, R_EB18, 1);
352
353 /* frequency dependent parameters */
354
355 tda18271_calc_bp_filter(fe, &freq);
356 tda18271_calc_gain_taper(fe, &freq);
357 tda18271_calc_rf_band(fe, &freq);
358 tda18271_calc_km(fe, &freq);
359
360 tda18271_write_regs(fe, R_EP1, 3);
361 tda18271_write_regs(fe, R_EB13, 1);
362
363 /* main pll charge pump source */
4efb0ca5 364 tda18271_charge_pump_source(fe, TDA18271_MAIN_PLL, 1);
255b5113
MK
365
366 /* cal pll charge pump source */
4efb0ca5 367 tda18271_charge_pump_source(fe, TDA18271_CAL_PLL, 1);
255b5113
MK
368
369 /* force dcdc converter to 0 V */
370 regs[R_EB14] = 0x00;
371 tda18271_write_regs(fe, R_EB14, 1);
372
373 /* disable plls lock */
374 regs[R_EB20] &= ~0x20;
375 tda18271_write_regs(fe, R_EB20, 1);
376
377 /* set CAL mode to RF tracking filter calibration */
378 regs[R_EP4] |= 0x03;
379 tda18271_write_regs(fe, R_EP4, 2);
380
381 /* --------------------------------------------------------------- */
382
383 /* set the internal calibration signal */
384 N = freq;
385
ae07d042
MK
386 tda18271_calc_cal_pll(fe, N);
387 tda18271_write_regs(fe, R_CPD, 4);
255b5113
MK
388
389 /* downconvert internal calibration */
390 N += 1000000;
391
392 tda18271_calc_main_pll(fe, N);
393 tda18271_write_regs(fe, R_MPD, 4);
394
395 msleep(5);
396
397 tda18271_write_regs(fe, R_EP2, 1);
398 tda18271_write_regs(fe, R_EP1, 1);
399 tda18271_write_regs(fe, R_EP2, 1);
400 tda18271_write_regs(fe, R_EP1, 1);
401
402 /* --------------------------------------------------------------- */
403
404 /* normal operation for the main pll */
4efb0ca5 405 tda18271_charge_pump_source(fe, TDA18271_MAIN_PLL, 0);
255b5113
MK
406
407 /* normal operation for the cal pll */
4efb0ca5 408 tda18271_charge_pump_source(fe, TDA18271_CAL_PLL, 0);
255b5113 409
ae07d042 410 msleep(10); /* plls locking */
255b5113
MK
411
412 /* launch the rf tracking filters calibration */
413 regs[R_EB20] |= 0x20;
414 tda18271_write_regs(fe, R_EB20, 1);
415
416 msleep(60); /* calibration */
417
418 /* --------------------------------------------------------------- */
419
420 /* set CAL mode to normal */
421 regs[R_EP4] &= ~0x03;
422
423 /* switch on agc1 */
424 regs[R_EP3] &= ~0x40; /* sm_lt = 0 */
425
426 regs[R_EB18] &= ~0x03; /* set agc1_gain to 6 dB */
427 tda18271_write_regs(fe, R_EB18, 1);
428
429 tda18271_write_regs(fe, R_EP3, 2);
430
431 /* synchronization */
432 tda18271_write_regs(fe, R_EP1, 1);
433
434 /* get calibration result */
435 tda18271_read_extended(fe);
436
437 return regs[R_EB14];
438}
439
440static int tda18271_powerscan(struct dvb_frontend *fe,
441 u32 *freq_in, u32 *freq_out)
442{
443 struct tda18271_priv *priv = fe->tuner_priv;
444 unsigned char *regs = priv->tda18271_regs;
24124f78 445 int sgn, bcal, count, wait, ret;
255b5113
MK
446 u8 cid_target;
447 u16 count_limit;
448 u32 freq;
449
450 freq = *freq_in;
451
452 tda18271_calc_rf_band(fe, &freq);
453 tda18271_calc_rf_cal(fe, &freq);
454 tda18271_calc_gain_taper(fe, &freq);
455 tda18271_lookup_cid_target(fe, &freq, &cid_target, &count_limit);
456
457 tda18271_write_regs(fe, R_EP2, 1);
458 tda18271_write_regs(fe, R_EB14, 1);
459
460 /* downconvert frequency */
461 freq += 1000000;
462
463 tda18271_calc_main_pll(fe, freq);
464 tda18271_write_regs(fe, R_MPD, 4);
465
466 msleep(5); /* pll locking */
467
468 /* detection mode */
469 regs[R_EP4] &= ~0x03;
470 regs[R_EP4] |= 0x01;
471 tda18271_write_regs(fe, R_EP4, 1);
472
473 /* launch power detection measurement */
474 tda18271_write_regs(fe, R_EP2, 1);
475
476 /* read power detection info, stored in EB10 */
24124f78 477 ret = tda18271_read_extended(fe);
4bd5d107 478 if (tda_fail(ret))
24124f78 479 return ret;
255b5113
MK
480
481 /* algorithm initialization */
482 sgn = 1;
483 *freq_out = *freq_in;
484 bcal = 0;
485 count = 0;
486 wait = false;
487
488 while ((regs[R_EB10] & 0x3f) < cid_target) {
489 /* downconvert updated freq to 1 MHz */
490 freq = *freq_in + (sgn * count) + 1000000;
491
492 tda18271_calc_main_pll(fe, freq);
493 tda18271_write_regs(fe, R_MPD, 4);
494
495 if (wait) {
496 msleep(5); /* pll locking */
497 wait = false;
498 } else
499 udelay(100); /* pll locking */
500
501 /* launch power detection measurement */
502 tda18271_write_regs(fe, R_EP2, 1);
503
504 /* read power detection info, stored in EB10 */
24124f78 505 ret = tda18271_read_extended(fe);
4bd5d107 506 if (tda_fail(ret))
24124f78 507 return ret;
255b5113
MK
508
509 count += 200;
510
e7809a07 511 if (count <= count_limit)
255b5113
MK
512 continue;
513
514 if (sgn <= 0)
515 break;
516
517 sgn = -1 * sgn;
518 count = 200;
519 wait = true;
520 }
521
522 if ((regs[R_EB10] & 0x3f) >= cid_target) {
523 bcal = 1;
524 *freq_out = freq - 1000000;
525 } else
526 bcal = 0;
527
cf04d29c 528 tda_cal("bcal = %d, freq_in = %d, freq_out = %d (freq = %d)\n",
255b5113
MK
529 bcal, *freq_in, *freq_out, freq);
530
531 return bcal;
532}
533
534static int tda18271_powerscan_init(struct dvb_frontend *fe)
535{
536 struct tda18271_priv *priv = fe->tuner_priv;
537 unsigned char *regs = priv->tda18271_regs;
24124f78 538 int ret;
255b5113
MK
539
540 /* set standard to digital */
541 regs[R_EP3] &= ~0x1f; /* clear std bits */
542 regs[R_EP3] |= 0x12;
543
544 /* set cal mode to normal */
545 regs[R_EP4] &= ~0x03;
546
44e645c2 547 /* update IF output level */
255b5113
MK
548 regs[R_EP4] &= ~0x1c; /* clear if level bits */
549
24124f78 550 ret = tda18271_write_regs(fe, R_EP3, 2);
4bd5d107 551 if (tda_fail(ret))
24124f78 552 goto fail;
255b5113
MK
553
554 regs[R_EB18] &= ~0x03; /* set agc1_gain to 6 dB */
24124f78 555 ret = tda18271_write_regs(fe, R_EB18, 1);
4bd5d107 556 if (tda_fail(ret))
24124f78 557 goto fail;
255b5113
MK
558
559 regs[R_EB21] &= ~0x03; /* set agc2_gain to -15 dB */
560
561 /* 1.5 MHz low pass filter */
562 regs[R_EB23] |= 0x04; /* forcelp_fc2_en = 1 */
563 regs[R_EB23] |= 0x02; /* lp_fc[2] = 1 */
564
24124f78
MK
565 ret = tda18271_write_regs(fe, R_EB21, 3);
566fail:
567 return ret;
255b5113
MK
568}
569
570static int tda18271_rf_tracking_filters_init(struct dvb_frontend *fe, u32 freq)
571{
572 struct tda18271_priv *priv = fe->tuner_priv;
573 struct tda18271_rf_tracking_filter_cal *map = priv->rf_cal_state;
574 unsigned char *regs = priv->tda18271_regs;
575 int bcal, rf, i;
3986bd11 576 s32 divisor, dividend;
255b5113
MK
577#define RF1 0
578#define RF2 1
579#define RF3 2
580 u32 rf_default[3];
581 u32 rf_freq[3];
381ad0ea
MK
582 s32 prog_cal[3];
583 s32 prog_tab[3];
255b5113
MK
584
585 i = tda18271_lookup_rf_band(fe, &freq, NULL);
586
4bd5d107 587 if (tda_fail(i))
255b5113
MK
588 return i;
589
590 rf_default[RF1] = 1000 * map[i].rf1_def;
591 rf_default[RF2] = 1000 * map[i].rf2_def;
592 rf_default[RF3] = 1000 * map[i].rf3_def;
593
594 for (rf = RF1; rf <= RF3; rf++) {
595 if (0 == rf_default[rf])
596 return 0;
cf04d29c 597 tda_cal("freq = %d, rf = %d\n", freq, rf);
255b5113
MK
598
599 /* look for optimized calibration frequency */
600 bcal = tda18271_powerscan(fe, &rf_default[rf], &rf_freq[rf]);
4bd5d107 601 if (tda_fail(bcal))
24124f78 602 return bcal;
255b5113
MK
603
604 tda18271_calc_rf_cal(fe, &rf_freq[rf]);
381ad0ea 605 prog_tab[rf] = (s32)regs[R_EB14];
255b5113
MK
606
607 if (1 == bcal)
381ad0ea
MK
608 prog_cal[rf] =
609 (s32)tda18271_calibrate_rf(fe, rf_freq[rf]);
255b5113
MK
610 else
611 prog_cal[rf] = prog_tab[rf];
612
613 switch (rf) {
614 case RF1:
615 map[i].rf_a1 = 0;
381ad0ea 616 map[i].rf_b1 = (prog_cal[RF1] - prog_tab[RF1]);
255b5113
MK
617 map[i].rf1 = rf_freq[RF1] / 1000;
618 break;
619 case RF2:
381ad0ea
MK
620 dividend = (prog_cal[RF2] - prog_tab[RF2] -
621 prog_cal[RF1] + prog_tab[RF1]);
3986bd11
MK
622 divisor = (s32)(rf_freq[RF2] - rf_freq[RF1]) / 1000;
623 map[i].rf_a1 = (dividend / divisor);
255b5113
MK
624 map[i].rf2 = rf_freq[RF2] / 1000;
625 break;
626 case RF3:
381ad0ea
MK
627 dividend = (prog_cal[RF3] - prog_tab[RF3] -
628 prog_cal[RF2] + prog_tab[RF2]);
3986bd11
MK
629 divisor = (s32)(rf_freq[RF3] - rf_freq[RF2]) / 1000;
630 map[i].rf_a2 = (dividend / divisor);
381ad0ea 631 map[i].rf_b2 = (prog_cal[RF2] - prog_tab[RF2]);
255b5113
MK
632 map[i].rf3 = rf_freq[RF3] / 1000;
633 break;
634 default:
635 BUG();
636 }
637 }
638
639 return 0;
640}
641
09f83c4f 642static int tda18271_calc_rf_filter_curve(struct dvb_frontend *fe)
255b5113
MK
643{
644 struct tda18271_priv *priv = fe->tuner_priv;
645 unsigned int i;
24124f78 646 int ret;
255b5113
MK
647
648 tda_info("tda18271: performing RF tracking filter calibration\n");
649
650 /* wait for die temperature stabilization */
651 msleep(200);
652
24124f78 653 ret = tda18271_powerscan_init(fe);
4bd5d107 654 if (tda_fail(ret))
24124f78 655 goto fail;
255b5113
MK
656
657 /* rf band calibration */
c151c32f
MK
658 for (i = 0; priv->rf_cal_state[i].rfmax != 0; i++) {
659 ret =
255b5113
MK
660 tda18271_rf_tracking_filters_init(fe, 1000 *
661 priv->rf_cal_state[i].rfmax);
4bd5d107 662 if (tda_fail(ret))
c151c32f
MK
663 goto fail;
664 }
255b5113 665
09f83c4f 666 priv->tm_rfcal = tda18271_read_thermometer(fe);
24124f78
MK
667fail:
668 return ret;
255b5113
MK
669}
670
671/* ------------------------------------------------------------------ */
672
12afe378 673static int tda18271c2_rf_cal_init(struct dvb_frontend *fe)
255b5113
MK
674{
675 struct tda18271_priv *priv = fe->tuner_priv;
839c6c96 676 unsigned char *regs = priv->tda18271_regs;
24124f78 677 int ret;
839c6c96
MK
678
679 /* test RF_CAL_OK to see if we need init */
680 if ((regs[R_EP1] & 0x10) == 0)
681 priv->cal_initialized = false;
255b5113
MK
682
683 if (priv->cal_initialized)
684 return 0;
685
24124f78 686 ret = tda18271_calc_rf_filter_curve(fe);
4bd5d107 687 if (tda_fail(ret))
24124f78 688 goto fail;
255b5113 689
24124f78 690 ret = tda18271_por(fe);
4bd5d107 691 if (tda_fail(ret))
24124f78 692 goto fail;
255b5113 693
6bfa6657
MK
694 tda_info("tda18271: RF tracking filter calibration complete\n");
695
255b5113 696 priv->cal_initialized = true;
c151c32f 697 goto end;
24124f78 698fail:
c151c32f
MK
699 tda_info("tda18271: RF tracking filter calibration failed!\n");
700end:
24124f78 701 return ret;
255b5113
MK
702}
703
4d2d42bc
MK
704static int tda18271c1_rf_tracking_filter_calibration(struct dvb_frontend *fe,
705 u32 freq, u32 bw)
5bea1cd3
MK
706{
707 struct tda18271_priv *priv = fe->tuner_priv;
708 unsigned char *regs = priv->tda18271_regs;
10ed0bf4 709 int ret;
fe0bf6d7 710 u32 N = 0;
5bea1cd3 711
255b5113 712 /* calculate bp filter */
b92bf0f6 713 tda18271_calc_bp_filter(fe, &freq);
5bea1cd3
MK
714 tda18271_write_regs(fe, R_EP1, 1);
715
716 regs[R_EB4] &= 0x07;
717 regs[R_EB4] |= 0x60;
718 tda18271_write_regs(fe, R_EB4, 1);
719
720 regs[R_EB7] = 0x60;
721 tda18271_write_regs(fe, R_EB7, 1);
722
723 regs[R_EB14] = 0x00;
724 tda18271_write_regs(fe, R_EB14, 1);
725
726 regs[R_EB20] = 0xcc;
727 tda18271_write_regs(fe, R_EB20, 1);
728
255b5113 729 /* set cal mode to RF tracking filter calibration */
26501a70 730 regs[R_EP4] |= 0x03;
5bea1cd3 731
255b5113 732 /* calculate cal pll */
5bea1cd3
MK
733
734 switch (priv->mode) {
735 case TDA18271_ANALOG:
736 N = freq - 1250000;
737 break;
738 case TDA18271_DIGITAL:
739 N = freq + bw / 2;
740 break;
741 }
742
fe0bf6d7 743 tda18271_calc_cal_pll(fe, N);
5bea1cd3 744
255b5113 745 /* calculate main pll */
5bea1cd3
MK
746
747 switch (priv->mode) {
748 case TDA18271_ANALOG:
749 N = freq - 250000;
750 break;
751 case TDA18271_DIGITAL:
752 N = freq + bw / 2 + 1000000;
753 break;
754 }
755
fe0bf6d7 756 tda18271_calc_main_pll(fe, N);
5bea1cd3 757
10ed0bf4 758 ret = tda18271_write_regs(fe, R_EP3, 11);
4bd5d107 759 if (tda_fail(ret))
10ed0bf4
MK
760 return ret;
761
5bea1cd3
MK
762 msleep(5); /* RF tracking filter calibration initialization */
763
255b5113 764 /* search for K,M,CO for RF calibration */
b92bf0f6 765 tda18271_calc_km(fe, &freq);
5bea1cd3
MK
766 tda18271_write_regs(fe, R_EB13, 1);
767
255b5113 768 /* search for rf band */
b92bf0f6 769 tda18271_calc_rf_band(fe, &freq);
5bea1cd3 770
255b5113 771 /* search for gain taper */
b92bf0f6 772 tda18271_calc_gain_taper(fe, &freq);
5bea1cd3
MK
773
774 tda18271_write_regs(fe, R_EP2, 1);
775 tda18271_write_regs(fe, R_EP1, 1);
776 tda18271_write_regs(fe, R_EP2, 1);
777 tda18271_write_regs(fe, R_EP1, 1);
778
779 regs[R_EB4] &= 0x07;
780 regs[R_EB4] |= 0x40;
781 tda18271_write_regs(fe, R_EB4, 1);
782
783 regs[R_EB7] = 0x40;
784 tda18271_write_regs(fe, R_EB7, 1);
4d2d42bc 785 msleep(10); /* pll locking */
5bea1cd3
MK
786
787 regs[R_EB20] = 0xec;
788 tda18271_write_regs(fe, R_EB20, 1);
789 msleep(60); /* RF tracking filter calibration completion */
790
791 regs[R_EP4] &= ~0x03; /* set cal mode to normal */
792 tda18271_write_regs(fe, R_EP4, 1);
793
794 tda18271_write_regs(fe, R_EP1, 1);
795
b92bf0f6
MK
796 /* RF tracking filter correction for VHF_Low band */
797 if (0 == tda18271_calc_rf_cal(fe, &freq))
5bea1cd3 798 tda18271_write_regs(fe, R_EB14, 1);
5bea1cd3 799
4d2d42bc
MK
800 return 0;
801}
802
d1c53424
MK
803/* ------------------------------------------------------------------ */
804
12afe378
MK
805static int tda18271_ir_cal_init(struct dvb_frontend *fe)
806{
807 struct tda18271_priv *priv = fe->tuner_priv;
808 unsigned char *regs = priv->tda18271_regs;
d35fccaf 809 int ret;
12afe378 810
d35fccaf 811 ret = tda18271_read_regs(fe);
4bd5d107 812 if (tda_fail(ret))
d35fccaf 813 goto fail;
12afe378
MK
814
815 /* test IR_CAL_OK to see if we need init */
816 if ((regs[R_EP1] & 0x08) == 0)
d35fccaf
MK
817 ret = tda18271_init_regs(fe);
818fail:
819 return ret;
12afe378
MK
820}
821
822static int tda18271_init(struct dvb_frontend *fe)
823{
824 struct tda18271_priv *priv = fe->tuner_priv;
d35fccaf 825 int ret;
12afe378
MK
826
827 mutex_lock(&priv->lock);
828
4240b460 829 /* full power up */
d35fccaf 830 ret = tda18271_set_standby_mode(fe, 0, 0, 0);
4bd5d107 831 if (tda_fail(ret))
d35fccaf 832 goto fail;
12afe378
MK
833
834 /* initialization */
d35fccaf 835 ret = tda18271_ir_cal_init(fe);
4bd5d107 836 if (tda_fail(ret))
d35fccaf 837 goto fail;
12afe378
MK
838
839 if (priv->id == TDA18271HDC2)
840 tda18271c2_rf_cal_init(fe);
d35fccaf 841fail:
12afe378
MK
842 mutex_unlock(&priv->lock);
843
d35fccaf 844 return ret;
12afe378
MK
845}
846
cc7e26d4
MK
847static int tda18271_sleep(struct dvb_frontend *fe)
848{
849 struct tda18271_priv *priv = fe->tuner_priv;
850 int ret;
851
852 mutex_lock(&priv->lock);
853
854 /* enter standby mode, with required output features enabled */
855 ret = tda18271_toggle_output(fe, 1);
856
857 mutex_unlock(&priv->lock);
858
859 return ret;
860}
861
adcc4b3e
MK
862/* ------------------------------------------------------------------ */
863
864static int tda18271_agc(struct dvb_frontend *fe)
865{
866 struct tda18271_priv *priv = fe->tuner_priv;
867 int ret = 0;
868
869 switch (priv->config) {
870 case 0:
ecda4273
MK
871 /* no external agc configuration required */
872 if (tda18271_debug & DBG_ADV)
873 tda_dbg("no agc configuration provided\n");
adcc4b3e
MK
874 break;
875 case 3:
876 /* switch with GPIO of saa713x */
877 tda_dbg("invoking callback\n");
878 if (fe->callback)
879 ret = fe->callback(priv->i2c_props.adap->algo_data,
880 DVB_FRONTEND_COMPONENT_TUNER,
881 TDA18271_CALLBACK_CMD_AGC_ENABLE,
882 priv->mode);
883 break;
884 case 1:
885 case 2:
886 default:
887 /* n/a - currently not supported */
888 tda_err("unsupported configuration: %d\n", priv->config);
889 ret = -EINVAL;
890 break;
891 }
892 return ret;
893}
894
d1c53424 895static int tda18271_tune(struct dvb_frontend *fe,
c293d0a7 896 struct tda18271_std_map_item *map, u32 freq, u32 bw)
4d2d42bc
MK
897{
898 struct tda18271_priv *priv = fe->tuner_priv;
d35fccaf 899 int ret;
4d2d42bc 900
7f7203df
MK
901 tda_dbg("freq = %d, ifc = %d, bw = %d, agc_mode = %d, std = %d\n",
902 freq, map->if_freq, bw, map->agc_mode, map->std);
d1c53424 903
adcc4b3e
MK
904 ret = tda18271_agc(fe);
905 if (tda_fail(ret))
906 tda_warn("failed to configure agc\n");
907
d35fccaf 908 ret = tda18271_init(fe);
4bd5d107 909 if (tda_fail(ret))
d35fccaf 910 goto fail;
4d2d42bc
MK
911
912 mutex_lock(&priv->lock);
913
ccbac9bb
MK
914 switch (priv->id) {
915 case TDA18271HDC1:
d1c53424 916 tda18271c1_rf_tracking_filter_calibration(fe, freq, bw);
ccbac9bb
MK
917 break;
918 case TDA18271HDC2:
d1c53424 919 tda18271c2_rf_tracking_filters_correction(fe, freq);
ccbac9bb
MK
920 break;
921 }
31940e39 922 ret = tda18271_channel_configuration(fe, map, freq, bw);
d1c53424
MK
923
924 mutex_unlock(&priv->lock);
d35fccaf
MK
925fail:
926 return ret;
ccbac9bb
MK
927}
928
5bea1cd3
MK
929/* ------------------------------------------------------------------ */
930
931static int tda18271_set_params(struct dvb_frontend *fe,
932 struct dvb_frontend_parameters *params)
933{
934 struct tda18271_priv *priv = fe->tuner_priv;
f21e0d7f 935 struct tda18271_std_map *std_map = &priv->std;
c293d0a7 936 struct tda18271_std_map_item *map;
ccbac9bb 937 int ret;
2ba65d51 938 u32 bw, freq = params->frequency;
5bea1cd3
MK
939
940 priv->mode = TDA18271_DIGITAL;
941
5bea1cd3
MK
942 if (fe->ops.info.type == FE_ATSC) {
943 switch (params->u.vsb.modulation) {
944 case VSB_8:
945 case VSB_16:
c293d0a7 946 map = &std_map->atsc_6;
5bea1cd3
MK
947 break;
948 case QAM_64:
949 case QAM_256:
c293d0a7 950 map = &std_map->qam_6;
5bea1cd3
MK
951 break;
952 default:
182519f4 953 tda_warn("modulation not set!\n");
5bea1cd3
MK
954 return -EINVAL;
955 }
14e3c152
MK
956#if 0
957 /* userspace request is already center adjusted */
5bea1cd3 958 freq += 1750000; /* Adjust to center (+1.75MHZ) */
14e3c152 959#endif
5bea1cd3
MK
960 bw = 6000000;
961 } else if (fe->ops.info.type == FE_OFDM) {
962 switch (params->u.ofdm.bandwidth) {
963 case BANDWIDTH_6_MHZ:
5bea1cd3 964 bw = 6000000;
c293d0a7 965 map = &std_map->dvbt_6;
5bea1cd3
MK
966 break;
967 case BANDWIDTH_7_MHZ:
5bea1cd3 968 bw = 7000000;
c293d0a7 969 map = &std_map->dvbt_7;
5bea1cd3
MK
970 break;
971 case BANDWIDTH_8_MHZ:
5bea1cd3 972 bw = 8000000;
c293d0a7 973 map = &std_map->dvbt_8;
5bea1cd3
MK
974 break;
975 default:
182519f4 976 tda_warn("bandwidth not set!\n");
5bea1cd3
MK
977 return -EINVAL;
978 }
f9d0bc1c
AP
979 } else if (fe->ops.info.type == FE_QAM) {
980 /* DVB-C */
981 map = &std_map->qam_8;
982 bw = 8000000;
5bea1cd3 983 } else {
182519f4 984 tda_warn("modulation type not supported!\n");
5bea1cd3
MK
985 return -EINVAL;
986 }
987
ed73683f
MK
988 /* When tuning digital, the analog demod must be tri-stated */
989 if (fe->ops.analog_ops.standby)
990 fe->ops.analog_ops.standby(fe);
991
c293d0a7 992 ret = tda18271_tune(fe, map, freq, bw);
ccbac9bb 993
4bd5d107 994 if (tda_fail(ret))
ccbac9bb
MK
995 goto fail;
996
8c8ee113 997 priv->if_freq = map->if_freq;
ccbac9bb
MK
998 priv->frequency = freq;
999 priv->bandwidth = (fe->ops.info.type == FE_OFDM) ?
1000 params->u.ofdm.bandwidth : 0;
1001fail:
1002 return ret;
5bea1cd3
MK
1003}
1004
1005static int tda18271_set_analog_params(struct dvb_frontend *fe,
1006 struct analog_parameters *params)
1007{
1008 struct tda18271_priv *priv = fe->tuner_priv;
f21e0d7f 1009 struct tda18271_std_map *std_map = &priv->std;
c293d0a7 1010 struct tda18271_std_map_item *map;
5bea1cd3 1011 char *mode;
c293d0a7 1012 int ret;
4d831787
MK
1013 u32 freq = params->frequency * 125 *
1014 ((params->mode == V4L2_TUNER_RADIO) ? 1 : 1000) / 2;
5bea1cd3
MK
1015
1016 priv->mode = TDA18271_ANALOG;
1017
c353f42f 1018 if (params->mode == V4L2_TUNER_RADIO) {
c293d0a7 1019 map = &std_map->fm_radio;
c353f42f
MK
1020 mode = "fm";
1021 } else if (params->std & V4L2_STD_MN) {
c293d0a7 1022 map = &std_map->atv_mn;
5bea1cd3
MK
1023 mode = "MN";
1024 } else if (params->std & V4L2_STD_B) {
c293d0a7 1025 map = &std_map->atv_b;
5bea1cd3
MK
1026 mode = "B";
1027 } else if (params->std & V4L2_STD_GH) {
c293d0a7 1028 map = &std_map->atv_gh;
5bea1cd3
MK
1029 mode = "GH";
1030 } else if (params->std & V4L2_STD_PAL_I) {
c293d0a7 1031 map = &std_map->atv_i;
5bea1cd3
MK
1032 mode = "I";
1033 } else if (params->std & V4L2_STD_DK) {
c293d0a7 1034 map = &std_map->atv_dk;
5bea1cd3
MK
1035 mode = "DK";
1036 } else if (params->std & V4L2_STD_SECAM_L) {
c293d0a7 1037 map = &std_map->atv_l;
5bea1cd3
MK
1038 mode = "L";
1039 } else if (params->std & V4L2_STD_SECAM_LC) {
c293d0a7 1040 map = &std_map->atv_lc;
95af8a26 1041 mode = "L'";
5bea1cd3 1042 } else {
c293d0a7 1043 map = &std_map->atv_i;
5bea1cd3
MK
1044 mode = "xx";
1045 }
1046
182519f4 1047 tda_dbg("setting tda18271 to system %s\n", mode);
5bea1cd3 1048
c293d0a7 1049 ret = tda18271_tune(fe, map, freq, 0);
ccbac9bb 1050
4bd5d107 1051 if (tda_fail(ret))
ccbac9bb
MK
1052 goto fail;
1053
8c8ee113 1054 priv->if_freq = map->if_freq;
ccbac9bb
MK
1055 priv->frequency = freq;
1056 priv->bandwidth = 0;
1057fail:
1058 return ret;
5bea1cd3
MK
1059}
1060
1061static int tda18271_release(struct dvb_frontend *fe)
1062{
a4f263b5
MK
1063 struct tda18271_priv *priv = fe->tuner_priv;
1064
1065 mutex_lock(&tda18271_list_mutex);
1066
f9e315a1
MK
1067 if (priv)
1068 hybrid_tuner_release_state(priv);
a4f263b5 1069
a4f263b5
MK
1070 mutex_unlock(&tda18271_list_mutex);
1071
5bea1cd3 1072 fe->tuner_priv = NULL;
a4f263b5 1073
5bea1cd3
MK
1074 return 0;
1075}
1076
1077static int tda18271_get_frequency(struct dvb_frontend *fe, u32 *frequency)
1078{
1079 struct tda18271_priv *priv = fe->tuner_priv;
1080 *frequency = priv->frequency;
1081 return 0;
1082}
1083
1084static int tda18271_get_bandwidth(struct dvb_frontend *fe, u32 *bandwidth)
1085{
1086 struct tda18271_priv *priv = fe->tuner_priv;
1087 *bandwidth = priv->bandwidth;
1088 return 0;
1089}
1090
8c8ee113
MK
1091static int tda18271_get_if_frequency(struct dvb_frontend *fe, u32 *frequency)
1092{
1093 struct tda18271_priv *priv = fe->tuner_priv;
1094 *frequency = (u32)priv->if_freq * 1000;
1095 return 0;
1096}
1097
f21e0d7f
MK
1098/* ------------------------------------------------------------------ */
1099
1100#define tda18271_update_std(std_cfg, name) do { \
7f7203df 1101 if (map->std_cfg.if_freq + \
c735372f
MK
1102 map->std_cfg.agc_mode + map->std_cfg.std + \
1103 map->std_cfg.if_lvl + map->std_cfg.rfagc_top > 0) { \
f21e0d7f
MK
1104 tda_dbg("Using custom std config for %s\n", name); \
1105 memcpy(&std->std_cfg, &map->std_cfg, \
1106 sizeof(struct tda18271_std_map_item)); \
1107 } } while (0)
1108
1109#define tda18271_dump_std_item(std_cfg, name) do { \
c735372f
MK
1110 tda_dbg("(%s) if_freq = %d, agc_mode = %d, std = %d, " \
1111 "if_lvl = %d, rfagc_top = 0x%02x\n", \
7f7203df 1112 name, std->std_cfg.if_freq, \
c735372f
MK
1113 std->std_cfg.agc_mode, std->std_cfg.std, \
1114 std->std_cfg.if_lvl, std->std_cfg.rfagc_top); \
f21e0d7f
MK
1115 } while (0)
1116
1117static int tda18271_dump_std_map(struct dvb_frontend *fe)
1118{
1119 struct tda18271_priv *priv = fe->tuner_priv;
1120 struct tda18271_std_map *std = &priv->std;
1121
1122 tda_dbg("========== STANDARD MAP SETTINGS ==========\n");
c735372f
MK
1123 tda18271_dump_std_item(fm_radio, " fm ");
1124 tda18271_dump_std_item(atv_b, "atv b ");
1125 tda18271_dump_std_item(atv_dk, "atv dk");
1126 tda18271_dump_std_item(atv_gh, "atv gh");
1127 tda18271_dump_std_item(atv_i, "atv i ");
1128 tda18271_dump_std_item(atv_l, "atv l ");
1129 tda18271_dump_std_item(atv_lc, "atv l'");
f21e0d7f
MK
1130 tda18271_dump_std_item(atv_mn, "atv mn");
1131 tda18271_dump_std_item(atsc_6, "atsc 6");
1132 tda18271_dump_std_item(dvbt_6, "dvbt 6");
1133 tda18271_dump_std_item(dvbt_7, "dvbt 7");
1134 tda18271_dump_std_item(dvbt_8, "dvbt 8");
c735372f
MK
1135 tda18271_dump_std_item(qam_6, "qam 6 ");
1136 tda18271_dump_std_item(qam_8, "qam 8 ");
f21e0d7f
MK
1137
1138 return 0;
1139}
1140
1141static int tda18271_update_std_map(struct dvb_frontend *fe,
1142 struct tda18271_std_map *map)
1143{
1144 struct tda18271_priv *priv = fe->tuner_priv;
1145 struct tda18271_std_map *std = &priv->std;
1146
1147 if (!map)
1148 return -EINVAL;
1149
c353f42f 1150 tda18271_update_std(fm_radio, "fm");
f21e0d7f
MK
1151 tda18271_update_std(atv_b, "atv b");
1152 tda18271_update_std(atv_dk, "atv dk");
1153 tda18271_update_std(atv_gh, "atv gh");
1154 tda18271_update_std(atv_i, "atv i");
1155 tda18271_update_std(atv_l, "atv l");
1156 tda18271_update_std(atv_lc, "atv l'");
1157 tda18271_update_std(atv_mn, "atv mn");
1158 tda18271_update_std(atsc_6, "atsc 6");
1159 tda18271_update_std(dvbt_6, "dvbt 6");
1160 tda18271_update_std(dvbt_7, "dvbt 7");
1161 tda18271_update_std(dvbt_8, "dvbt 8");
1162 tda18271_update_std(qam_6, "qam 6");
1163 tda18271_update_std(qam_8, "qam 8");
1164
1165 return 0;
1166}
1167
49e7aaf0
MK
1168static int tda18271_get_id(struct dvb_frontend *fe)
1169{
1170 struct tda18271_priv *priv = fe->tuner_priv;
1171 unsigned char *regs = priv->tda18271_regs;
1172 char *name;
49e7aaf0 1173
8d316bf5 1174 mutex_lock(&priv->lock);
49e7aaf0 1175 tda18271_read_regs(fe);
8d316bf5 1176 mutex_unlock(&priv->lock);
49e7aaf0
MK
1177
1178 switch (regs[R_ID] & 0x7f) {
1179 case 3:
1180 name = "TDA18271HD/C1";
255b5113 1181 priv->id = TDA18271HDC1;
49e7aaf0
MK
1182 break;
1183 case 4:
1184 name = "TDA18271HD/C2";
255b5113 1185 priv->id = TDA18271HDC2;
49e7aaf0
MK
1186 break;
1187 default:
bfc3d57f
MCC
1188 tda_info("Unknown device (%i) detected @ %d-%04x, device not supported.\n",
1189 regs[R_ID], i2c_adapter_id(priv->i2c_props.adap),
1190 priv->i2c_props.addr);
1191 return -EINVAL;
49e7aaf0
MK
1192 }
1193
bfc3d57f
MCC
1194 tda_info("%s detected @ %d-%04x\n", name,
1195 i2c_adapter_id(priv->i2c_props.adap), priv->i2c_props.addr);
49e7aaf0 1196
bfc3d57f 1197 return 0;
49e7aaf0
MK
1198}
1199
c54e1dde
MK
1200static int tda18271_setup_configuration(struct dvb_frontend *fe,
1201 struct tda18271_config *cfg)
42f9a03e
MK
1202{
1203 struct tda18271_priv *priv = fe->tuner_priv;
42f9a03e
MK
1204
1205 priv->gate = (cfg) ? cfg->gate : TDA18271_GATE_AUTO;
1206 priv->role = (cfg) ? cfg->role : TDA18271_MASTER;
1207 priv->config = (cfg) ? cfg->config : 0;
1208 priv->small_i2c = (cfg) ?
1209 cfg->small_i2c : TDA18271_39_BYTE_CHUNK_INIT;
1210 priv->output_opt = (cfg) ?
1211 cfg->output_opt : TDA18271_OUTPUT_LT_XT_ON;
1212
42f9a03e
MK
1213 return 0;
1214}
1215
5881ecfc
MK
1216static inline int tda18271_need_cal_on_startup(struct tda18271_config *cfg)
1217{
1218 /* tda18271_cal_on_startup == -1 when cal module option is unset */
1219 return ((tda18271_cal_on_startup == -1) ?
1220 /* honor configuration setting */
1221 ((cfg) && (cfg->rf_cal_on_startup)) :
1222 /* module option overrides configuration setting */
1223 (tda18271_cal_on_startup)) ? 1 : 0;
1224}
1225
c54e1dde
MK
1226static int tda18271_set_config(struct dvb_frontend *fe, void *priv_cfg)
1227{
1228 struct tda18271_config *cfg = (struct tda18271_config *) priv_cfg;
c54e1dde
MK
1229
1230 tda18271_setup_configuration(fe, cfg);
1231
5881ecfc 1232 if (tda18271_need_cal_on_startup(cfg))
c54e1dde
MK
1233 tda18271_init(fe);
1234
972aacc2
MK
1235 /* override default std map with values in config struct */
1236 if ((cfg) && (cfg->std_map))
1237 tda18271_update_std_map(fe, cfg->std_map);
1238
c54e1dde
MK
1239 return 0;
1240}
1241
0b8bd83c 1242static const struct dvb_tuner_ops tda18271_tuner_ops = {
5bea1cd3
MK
1243 .info = {
1244 .name = "NXP TDA18271HD",
1245 .frequency_min = 45000000,
1246 .frequency_max = 864000000,
1247 .frequency_step = 62500
1248 },
efce8410 1249 .init = tda18271_init,
518d8739 1250 .sleep = tda18271_sleep,
5bea1cd3
MK
1251 .set_params = tda18271_set_params,
1252 .set_analog_params = tda18271_set_analog_params,
1253 .release = tda18271_release,
42f9a03e 1254 .set_config = tda18271_set_config,
5bea1cd3
MK
1255 .get_frequency = tda18271_get_frequency,
1256 .get_bandwidth = tda18271_get_bandwidth,
8c8ee113 1257 .get_if_frequency = tda18271_get_if_frequency,
5bea1cd3
MK
1258};
1259
1260struct dvb_frontend *tda18271_attach(struct dvb_frontend *fe, u8 addr,
e435f95c 1261 struct i2c_adapter *i2c,
f21e0d7f 1262 struct tda18271_config *cfg)
5bea1cd3
MK
1263{
1264 struct tda18271_priv *priv = NULL;
fab9bfbe 1265 int instance, ret;
a4f263b5
MK
1266
1267 mutex_lock(&tda18271_list_mutex);
1268
f9e315a1
MK
1269 instance = hybrid_tuner_request_state(struct tda18271_priv, priv,
1270 hybrid_tuner_instance_list,
1271 i2c, addr, "tda18271");
1272 switch (instance) {
1273 case 0:
1274 goto fail;
f9e315a1
MK
1275 case 1:
1276 /* new tuner instance */
42f9a03e
MK
1277 fe->tuner_priv = priv;
1278
c54e1dde 1279 tda18271_setup_configuration(fe, cfg);
81016b49 1280
a4f263b5
MK
1281 priv->cal_initialized = false;
1282 mutex_init(&priv->lock);
5bea1cd3 1283
fab9bfbe
MK
1284 ret = tda18271_get_id(fe);
1285 if (tda_fail(ret))
a4f263b5 1286 goto fail;
49e7aaf0 1287
fab9bfbe
MK
1288 ret = tda18271_assign_map_layout(fe);
1289 if (tda_fail(ret))
a4f263b5 1290 goto fail;
255b5113 1291
a4f263b5
MK
1292 mutex_lock(&priv->lock);
1293 tda18271_init_regs(fe);
0f96251e 1294
5881ecfc
MK
1295 if ((tda18271_need_cal_on_startup(cfg)) &&
1296 (priv->id == TDA18271HDC2))
12afe378 1297 tda18271c2_rf_cal_init(fe);
0f96251e 1298
a4f263b5 1299 mutex_unlock(&priv->lock);
f9e315a1
MK
1300 break;
1301 default:
1302 /* existing tuner instance */
1303 fe->tuner_priv = priv;
1304
d5abef6b
MK
1305 /* allow dvb driver to override configuration settings */
1306 if (cfg) {
1307 if (cfg->gate != TDA18271_GATE_ANALOG)
1308 priv->gate = cfg->gate;
1309 if (cfg->role)
1310 priv->role = cfg->role;
1311 if (cfg->config)
1312 priv->config = cfg->config;
1313 if (cfg->small_i2c)
1314 priv->small_i2c = cfg->small_i2c;
1315 if (cfg->output_opt)
1316 priv->output_opt = cfg->output_opt;
42f9a03e
MK
1317 if (cfg->std_map)
1318 tda18271_update_std_map(fe, cfg->std_map);
d5abef6b 1319 }
5881ecfc 1320 if (tda18271_need_cal_on_startup(cfg))
188ea058 1321 tda18271_init(fe);
f9e315a1 1322 break;
a4f263b5 1323 }
5bea1cd3 1324
972aacc2
MK
1325 /* override default std map with values in config struct */
1326 if ((cfg) && (cfg->std_map))
1327 tda18271_update_std_map(fe, cfg->std_map);
1328
a4f263b5 1329 mutex_unlock(&tda18271_list_mutex);
8d316bf5 1330
a4f263b5
MK
1331 memcpy(&fe->ops.tuner_ops, &tda18271_tuner_ops,
1332 sizeof(struct dvb_tuner_ops));
efce8410 1333
c735372f 1334 if (tda18271_debug & (DBG_MAP | DBG_ADV))
a4f263b5 1335 tda18271_dump_std_map(fe);
8d316bf5 1336
5bea1cd3 1337 return fe;
49e7aaf0 1338fail:
a4f263b5
MK
1339 mutex_unlock(&tda18271_list_mutex);
1340
49e7aaf0
MK
1341 tda18271_release(fe);
1342 return NULL;
5bea1cd3
MK
1343}
1344EXPORT_SYMBOL_GPL(tda18271_attach);
1345MODULE_DESCRIPTION("NXP TDA18271HD analog / digital tuner driver");
1346MODULE_AUTHOR("Michael Krufky <mkrufky@linuxtv.org>");
1347MODULE_LICENSE("GPL");
5abaa530 1348MODULE_VERSION("0.4");
5bea1cd3
MK
1349
1350/*
1351 * Overrides for Emacs so that we follow Linus's tabbing style.
1352 * ---------------------------------------------------------------------------
1353 * Local variables:
1354 * c-basic-offset: 8
1355 * End:
1356 */