]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/media/dvb/bt8xx/dst_common.h
V4L/DVB (4166): Fix string length
[mirror_ubuntu-zesty-kernel.git] / drivers / media / dvb / bt8xx / dst_common.h
CommitLineData
50b215a0
JS
1/*
2 Frontend-driver for TwinHan DST Frontend
3
4 Copyright (C) 2003 Jamie Honan
5 Copyright (C) 2004, 2005 Manu Abraham (manu@kromtek.com)
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 2 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
19 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20*/
21
22#ifndef DST_COMMON_H
23#define DST_COMMON_H
24
d28d5762 25#include <linux/smp_lock.h>
50b215a0
JS
26#include <linux/dvb/frontend.h>
27#include <linux/device.h>
3593cab5 28#include <linux/mutex.h>
50b215a0
JS
29#include "bt878.h"
30
31#include "dst_ca.h"
32
33
34#define NO_DELAY 0
35#define LONG_DELAY 1
36#define DEVICE_INIT 2
37
38#define DELAY 1
39
40#define DST_TYPE_IS_SAT 0
41#define DST_TYPE_IS_TERR 1
42#define DST_TYPE_IS_CABLE 2
43#define DST_TYPE_IS_ATSC 3
44
45#define DST_TYPE_HAS_NEWTUNE 1
46#define DST_TYPE_HAS_TS204 2
47#define DST_TYPE_HAS_SYMDIV 4
48#define DST_TYPE_HAS_FW_1 8
49#define DST_TYPE_HAS_FW_2 16
50#define DST_TYPE_HAS_FW_3 32
8385e46f 51#define DST_TYPE_HAS_FW_BUILD 64
7d53421c
MA
52#define DST_TYPE_HAS_OBS_REGS 128
53#define DST_TYPE_HAS_INC_COUNT 256
29b2f784 54#define DST_TYPE_HAS_MULTI_FE 512
50b215a0 55
50b215a0
JS
56/* Card capability list */
57
58#define DST_TYPE_HAS_MAC 1
59#define DST_TYPE_HAS_DISEQC3 2
60#define DST_TYPE_HAS_DISEQC4 4
61#define DST_TYPE_HAS_DISEQC5 8
62#define DST_TYPE_HAS_MOTO 16
63#define DST_TYPE_HAS_CA 32
64#define DST_TYPE_HAS_ANALOG 64 /* Analog inputs */
4a2cc126 65#define DST_TYPE_HAS_SESSION 128
50b215a0 66
396cffd6
MA
67#define TUNER_TYPE_MULTI 1
68#define TUNER_TYPE_L64724 2
69#define TUNER_TYPE_STV0299 4
70#define TUNER_TYPE_MB86A15 8
71
50b215a0
JS
72#define RDC_8820_PIO_0_DISABLE 0
73#define RDC_8820_PIO_0_ENABLE 1
74#define RDC_8820_INT 2
75#define RDC_8820_RESET 4
76
77/* DST Communication */
78#define GET_REPLY 1
79#define NO_REPLY 0
80
81#define GET_ACK 1
82#define FIXED_COMM 8
83
84#define ACK 0xff
85
86struct dst_state {
87
88 struct i2c_adapter* i2c;
89
90 struct bt878* bt;
91
50b215a0
JS
92 /* configuration settings */
93 const struct dst_config* config;
94
95 struct dvb_frontend frontend;
96
97 /* private ASIC data */
98 u8 tx_tuna[10];
99 u8 rx_tuna[10];
100 u8 rxbuffer[10];
101 u8 diseq_flags;
102 u8 dst_type;
103 u32 type_flags;
104 u32 frequency; /* intermediate frequency in kHz for QPSK */
105 fe_spectral_inversion_t inversion;
106 u32 symbol_rate; /* symbol rate in Symbols per second */
107 fe_code_rate_t fec;
108 fe_sec_voltage_t voltage;
109 fe_sec_tone_mode_t tone;
110 u32 decode_freq;
111 u8 decode_lock;
112 u16 decode_strength;
113 u16 decode_snr;
114 unsigned long cur_jiff;
115 u8 k22;
116 fe_bandwidth_t bandwidth;
4a2cc126 117 u32 dst_hw_cap;
50b215a0
JS
118 u8 dst_fw_version;
119 fe_sec_mini_cmd_t minicmd;
7d53421c 120 fe_modulation_t modulation;
50b215a0 121 u8 messages[256];
62121b1f
MA
122 u8 mac_address[8];
123 u8 fw_version[8];
124 u8 card_info[8];
125 u8 vendor[8];
29b2f784 126 u8 board_info[8];
396cffd6 127 u32 tuner_type;
b633c6d6 128 char *tuner_name;
3593cab5 129 struct mutex dst_mutex;
50b215a0
JS
130};
131
b633c6d6
MA
132struct tuner_types {
133 u32 tuner_type;
134 char *tuner_name;
135};
136
50b215a0
JS
137struct dst_types {
138 char *device_id;
139 int offset;
140 u8 dst_type;
4a2cc126
JS
141 u32 type_flags;
142 u32 dst_feature;
396cffd6 143 u32 tuner_type;
50b215a0
JS
144};
145
50b215a0
JS
146struct dst_config
147{
148 /* the ASIC i2c address */
149 u8 demod_address;
150};
151
50b215a0
JS
152int rdc_reset_state(struct dst_state *state);
153int rdc_8820_reset(struct dst_state *state);
154
155int dst_wait_dst_ready(struct dst_state *state, u8 delay_mode);
156int dst_pio_enable(struct dst_state *state);
157int dst_pio_disable(struct dst_state *state);
158int dst_error_recovery(struct dst_state* state);
159int dst_error_bailout(struct dst_state *state);
160int dst_comm_init(struct dst_state* state);
161
162int write_dst(struct dst_state *state, u8 * data, u8 len);
163int read_dst(struct dst_state *state, u8 * ret, u8 len);
164u8 dst_check_sum(u8 * buf, u32 len);
165struct dst_state* dst_attach(struct dst_state* state, struct dvb_adapter *dvb_adapter);
166int dst_ca_attach(struct dst_state *state, struct dvb_adapter *dvb_adapter);
167int dst_gpio_outb(struct dst_state* state, u32 mask, u32 enbb, u32 outhigh, int delay);
168
169int dst_command(struct dst_state* state, u8 * data, u8 len);
170
171
172#endif // DST_COMMON_H