]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Bt8xx based DVB adapter driver | |
3 | * | |
4 | * Copyright (C) 2002,2003 Florian Schirmer <jolt@tuxbox.org> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
19 | * | |
20 | */ | |
21 | ||
22 | #include <linux/bitops.h> | |
23 | #include <linux/module.h> | |
24 | #include <linux/moduleparam.h> | |
25 | #include <linux/init.h> | |
26 | #include <linux/device.h> | |
27 | #include <linux/delay.h> | |
28 | #include <linux/slab.h> | |
29 | #include <linux/i2c.h> | |
30 | ||
31 | #include "dmxdev.h" | |
32 | #include "dvbdev.h" | |
33 | #include "dvb_demux.h" | |
34 | #include "dvb_frontend.h" | |
1da177e4 | 35 | #include "dvb-bt8xx.h" |
1da177e4 | 36 | #include "bt878.h" |
3cff00d9 | 37 | #include "dvb-pll.h" |
1da177e4 LT |
38 | |
39 | static int debug; | |
40 | ||
41 | module_param(debug, int, 0644); | |
42 | MODULE_PARM_DESC(debug, "Turn on/off debugging (default:off)."); | |
43 | ||
44 | #define dprintk( args... ) \ | |
1f15ddd0 | 45 | do \ |
1da177e4 | 46 | if (debug) printk(KERN_DEBUG args); \ |
1f15ddd0 | 47 | while (0) |
1da177e4 | 48 | |
05ade5a5 DJ |
49 | #define IF_FREQUENCYx6 217 /* 6 * 36.16666666667MHz */ |
50 | ||
1da177e4 LT |
51 | static void dvb_bt8xx_task(unsigned long data) |
52 | { | |
53 | struct dvb_bt8xx_card *card = (struct dvb_bt8xx_card *)data; | |
54 | ||
55 | //printk("%d ", card->bt->finished_block); | |
56 | ||
57 | while (card->bt->last_block != card->bt->finished_block) { | |
58 | (card->bt->TS_Size ? dvb_dmx_swfilter_204 : dvb_dmx_swfilter) | |
59 | (&card->demux, | |
60 | &card->bt->buf_cpu[card->bt->last_block * | |
61 | card->bt->block_bytes], | |
62 | card->bt->block_bytes); | |
63 | card->bt->last_block = (card->bt->last_block + 1) % | |
64 | card->bt->block_count; | |
65 | } | |
66 | } | |
67 | ||
68 | static int dvb_bt8xx_start_feed(struct dvb_demux_feed *dvbdmxfeed) | |
69 | { | |
70 | struct dvb_demux *dvbdmx = dvbdmxfeed->demux; | |
71 | struct dvb_bt8xx_card *card = dvbdmx->priv; | |
72 | int rc; | |
73 | ||
74 | dprintk("dvb_bt8xx: start_feed\n"); | |
75 | ||
76 | if (!dvbdmx->dmx.frontend) | |
77 | return -EINVAL; | |
78 | ||
3593cab5 | 79 | mutex_lock(&card->lock); |
1da177e4 LT |
80 | card->nfeeds++; |
81 | rc = card->nfeeds; | |
82 | if (card->nfeeds == 1) | |
83 | bt878_start(card->bt, card->gpio_mode, | |
84 | card->op_sync_orin, card->irq_err_ignore); | |
3593cab5 | 85 | mutex_unlock(&card->lock); |
1da177e4 LT |
86 | return rc; |
87 | } | |
88 | ||
89 | static int dvb_bt8xx_stop_feed(struct dvb_demux_feed *dvbdmxfeed) | |
90 | { | |
91 | struct dvb_demux *dvbdmx = dvbdmxfeed->demux; | |
92 | struct dvb_bt8xx_card *card = dvbdmx->priv; | |
93 | ||
94 | dprintk("dvb_bt8xx: stop_feed\n"); | |
95 | ||
96 | if (!dvbdmx->dmx.frontend) | |
97 | return -EINVAL; | |
98 | ||
3593cab5 | 99 | mutex_lock(&card->lock); |
1da177e4 LT |
100 | card->nfeeds--; |
101 | if (card->nfeeds == 0) | |
102 | bt878_stop(card->bt); | |
3593cab5 | 103 | mutex_unlock(&card->lock); |
1da177e4 LT |
104 | |
105 | return 0; | |
106 | } | |
107 | ||
108 | static int is_pci_slot_eq(struct pci_dev* adev, struct pci_dev* bdev) | |
109 | { | |
110 | if ((adev->subsystem_vendor == bdev->subsystem_vendor) && | |
111 | (adev->subsystem_device == bdev->subsystem_device) && | |
112 | (adev->bus->number == bdev->bus->number) && | |
113 | (PCI_SLOT(adev->devfn) == PCI_SLOT(bdev->devfn))) | |
114 | return 1; | |
115 | return 0; | |
116 | } | |
117 | ||
118 | static struct bt878 __init *dvb_bt8xx_878_match(unsigned int bttv_nr, struct pci_dev* bttv_pci_dev) | |
119 | { | |
120 | unsigned int card_nr; | |
121 | ||
122 | /* Hmm, n squared. Hope n is small */ | |
1f15ddd0 | 123 | for (card_nr = 0; card_nr < bt878_num; card_nr++) |
1da177e4 LT |
124 | if (is_pci_slot_eq(bt878[card_nr].dev, bttv_pci_dev)) |
125 | return &bt878[card_nr]; | |
1da177e4 LT |
126 | return NULL; |
127 | } | |
128 | ||
1da177e4 LT |
129 | static int thomson_dtt7579_demod_init(struct dvb_frontend* fe) |
130 | { | |
131 | static u8 mt352_clock_config [] = { 0x89, 0x38, 0x38 }; | |
132 | static u8 mt352_reset [] = { 0x50, 0x80 }; | |
133 | static u8 mt352_adc_ctl_1_cfg [] = { 0x8E, 0x40 }; | |
134 | static u8 mt352_agc_cfg [] = { 0x67, 0x28, 0x20 }; | |
135 | static u8 mt352_gpp_ctl_cfg [] = { 0x8C, 0x33 }; | |
136 | static u8 mt352_capt_range_cfg[] = { 0x75, 0x32 }; | |
137 | ||
138 | mt352_write(fe, mt352_clock_config, sizeof(mt352_clock_config)); | |
139 | udelay(2000); | |
140 | mt352_write(fe, mt352_reset, sizeof(mt352_reset)); | |
141 | mt352_write(fe, mt352_adc_ctl_1_cfg, sizeof(mt352_adc_ctl_1_cfg)); | |
142 | ||
143 | mt352_write(fe, mt352_agc_cfg, sizeof(mt352_agc_cfg)); | |
50b215a0 | 144 | mt352_write(fe, mt352_gpp_ctl_cfg, sizeof(mt352_gpp_ctl_cfg)); |
1da177e4 LT |
145 | mt352_write(fe, mt352_capt_range_cfg, sizeof(mt352_capt_range_cfg)); |
146 | ||
147 | return 0; | |
148 | } | |
149 | ||
150 | static int thomson_dtt7579_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params, u8* pllbuf) | |
151 | { | |
152 | u32 div; | |
153 | unsigned char bs = 0; | |
154 | unsigned char cp = 0; | |
155 | ||
1da177e4 LT |
156 | div = (((params->frequency + 83333) * 3) / 500000) + IF_FREQUENCYx6; |
157 | ||
1f15ddd0 DJ |
158 | if (params->frequency < 542000000) |
159 | cp = 0xb4; | |
160 | else if (params->frequency < 771000000) | |
161 | cp = 0xbc; | |
162 | else | |
163 | cp = 0xf4; | |
1da177e4 | 164 | |
1f15ddd0 DJ |
165 | if (params->frequency == 0) |
166 | bs = 0x03; | |
167 | else if (params->frequency < 443250000) | |
168 | bs = 0x02; | |
169 | else | |
170 | bs = 0x08; | |
1da177e4 LT |
171 | |
172 | pllbuf[0] = 0xc0; // Note: non-linux standard PLL i2c address | |
173 | pllbuf[1] = div >> 8; | |
174 | pllbuf[2] = div & 0xff; | |
175 | pllbuf[3] = cp; | |
176 | pllbuf[4] = bs; | |
177 | ||
178 | return 0; | |
179 | } | |
180 | ||
181 | static struct mt352_config thomson_dtt7579_config = { | |
1da177e4 LT |
182 | .demod_address = 0x0f, |
183 | .demod_init = thomson_dtt7579_demod_init, | |
184 | .pll_set = thomson_dtt7579_pll_set, | |
185 | }; | |
186 | ||
187 | static int cx24108_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params) | |
188 | { | |
1f15ddd0 | 189 | u32 freq = params->frequency; |
1da177e4 | 190 | |
1f15ddd0 DJ |
191 | int i, a, n, pump; |
192 | u32 band, pll; | |
1da177e4 | 193 | |
1f15ddd0 DJ |
194 | u32 osci[]={950000,1019000,1075000,1178000,1296000,1432000, |
195 | 1576000,1718000,1856000,2036000,2150000}; | |
196 | u32 bandsel[]={0,0x00020000,0x00040000,0x00100800,0x00101000, | |
197 | 0x00102000,0x00104000,0x00108000,0x00110000, | |
198 | 0x00120000,0x00140000}; | |
1da177e4 | 199 | |
1f15ddd0 | 200 | #define XTAL 1011100 /* Hz, really 1.0111 MHz and a /10 prescaler */ |
50b215a0 JS |
201 | printk("cx24108 debug: entering SetTunerFreq, freq=%d\n",freq); |
202 | ||
203 | /* This is really the bit driving the tuner chip cx24108 */ | |
204 | ||
1f15ddd0 DJ |
205 | if (freq<950000) |
206 | freq = 950000; /* kHz */ | |
207 | else if (freq>2150000) | |
208 | freq = 2150000; /* satellite IF is 950..2150MHz */ | |
50b215a0 JS |
209 | |
210 | /* decide which VCO to use for the input frequency */ | |
211 | for(i=1;(i<sizeof(osci)/sizeof(osci[0]))&&(osci[i]<freq);i++); | |
212 | printk("cx24108 debug: select vco #%d (f=%d)\n",i,freq); | |
213 | band=bandsel[i]; | |
214 | /* the gain values must be set by SetSymbolrate */ | |
215 | /* compute the pll divider needed, from Conexant data sheet, | |
216 | resolved for (n*32+a), remember f(vco) is f(receive) *2 or *4, | |
217 | depending on the divider bit. It is set to /4 on the 2 lowest | |
218 | bands */ | |
219 | n=((i<=2?2:1)*freq*10L)/(XTAL/100); | |
220 | a=n%32; n/=32; if(a==0) n--; | |
221 | pump=(freq<(osci[i-1]+osci[i])/2); | |
222 | pll=0xf8000000| | |
223 | ((pump?1:2)<<(14+11))| | |
224 | ((n&0x1ff)<<(5+11))| | |
225 | ((a&0x1f)<<11); | |
226 | /* everything is shifted left 11 bits to left-align the bits in the | |
227 | 32bit word. Output to the tuner goes MSB-aligned, after all */ | |
228 | printk("cx24108 debug: pump=%d, n=%d, a=%d\n",pump,n,a); | |
229 | cx24110_pll_write(fe,band); | |
230 | /* set vga and vca to their widest-band settings, as a precaution. | |
231 | SetSymbolrate might not be called to set this up */ | |
232 | cx24110_pll_write(fe,0x500c0000); | |
233 | cx24110_pll_write(fe,0x83f1f800); | |
234 | cx24110_pll_write(fe,pll); | |
1f15ddd0 | 235 | //writereg(client,0x56,0x7f); |
1da177e4 LT |
236 | |
237 | return 0; | |
238 | } | |
239 | ||
240 | static int pinnsat_pll_init(struct dvb_frontend* fe) | |
241 | { | |
e7ac4646 MA |
242 | struct dvb_bt8xx_card *card = fe->dvb->priv; |
243 | ||
244 | bttv_gpio_enable(card->bttv_nr, 1, 1); /* output */ | |
245 | bttv_write_gpio(card->bttv_nr, 1, 1); /* relay on */ | |
246 | ||
247 | return 0; | |
248 | } | |
249 | ||
250 | static int pinnsat_pll_sleep(struct dvb_frontend* fe) | |
251 | { | |
252 | struct dvb_bt8xx_card *card = fe->dvb->priv; | |
253 | ||
254 | bttv_write_gpio(card->bttv_nr, 1, 0); /* relay off */ | |
255 | ||
1f15ddd0 | 256 | return 0; |
1da177e4 LT |
257 | } |
258 | ||
1da177e4 | 259 | static struct cx24110_config pctvsat_config = { |
1da177e4 LT |
260 | .demod_address = 0x55, |
261 | .pll_init = pinnsat_pll_init, | |
262 | .pll_set = cx24108_pll_set, | |
e7ac4646 | 263 | .pll_sleep = pinnsat_pll_sleep, |
1da177e4 LT |
264 | }; |
265 | ||
1da177e4 LT |
266 | static int microtune_mt7202dtf_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params) |
267 | { | |
268 | struct dvb_bt8xx_card *card = (struct dvb_bt8xx_card *) fe->dvb->priv; | |
269 | u8 cfg, cpump, band_select; | |
270 | u8 data[4]; | |
271 | u32 div; | |
272 | struct i2c_msg msg = { .addr = 0x60, .flags = 0, .buf = data, .len = sizeof(data) }; | |
273 | ||
274 | div = (36000000 + params->frequency + 83333) / 166666; | |
275 | cfg = 0x88; | |
276 | ||
1f15ddd0 DJ |
277 | if (params->frequency < 175000000) |
278 | cpump = 2; | |
279 | else if (params->frequency < 390000000) | |
280 | cpump = 1; | |
281 | else if (params->frequency < 470000000) | |
282 | cpump = 2; | |
283 | else if (params->frequency < 750000000) | |
284 | cpump = 2; | |
285 | else | |
286 | cpump = 3; | |
1da177e4 | 287 | |
1f15ddd0 DJ |
288 | if (params->frequency < 175000000) |
289 | band_select = 0x0e; | |
290 | else if (params->frequency < 470000000) | |
291 | band_select = 0x05; | |
292 | else | |
293 | band_select = 0x03; | |
1da177e4 LT |
294 | |
295 | data[0] = (div >> 8) & 0x7f; | |
296 | data[1] = div & 0xff; | |
297 | data[2] = ((div >> 10) & 0x60) | cfg; | |
2b70a2f5 | 298 | data[3] = (cpump << 6) | band_select; |
1da177e4 LT |
299 | |
300 | i2c_transfer(card->i2c_adapter, &msg, 1); | |
301 | return (div * 166666 - 36000000); | |
302 | } | |
303 | ||
304 | static int microtune_mt7202dtf_request_firmware(struct dvb_frontend* fe, const struct firmware **fw, char* name) | |
305 | { | |
306 | struct dvb_bt8xx_card* bt = (struct dvb_bt8xx_card*) fe->dvb->priv; | |
307 | ||
308 | return request_firmware(fw, name, &bt->bt->dev->dev); | |
309 | } | |
310 | ||
311 | static struct sp887x_config microtune_mt7202dtf_config = { | |
1da177e4 LT |
312 | .demod_address = 0x70, |
313 | .pll_set = microtune_mt7202dtf_pll_set, | |
314 | .request_firmware = microtune_mt7202dtf_request_firmware, | |
315 | }; | |
316 | ||
1da177e4 LT |
317 | static int advbt771_samsung_tdtc9251dh0_demod_init(struct dvb_frontend* fe) |
318 | { | |
319 | static u8 mt352_clock_config [] = { 0x89, 0x38, 0x2d }; | |
320 | static u8 mt352_reset [] = { 0x50, 0x80 }; | |
321 | static u8 mt352_adc_ctl_1_cfg [] = { 0x8E, 0x40 }; | |
322 | static u8 mt352_agc_cfg [] = { 0x67, 0x10, 0x23, 0x00, 0xFF, 0xFF, | |
50b215a0 | 323 | 0x00, 0xFF, 0x00, 0x40, 0x40 }; |
1da177e4 LT |
324 | static u8 mt352_av771_extra[] = { 0xB5, 0x7A }; |
325 | static u8 mt352_capt_range_cfg[] = { 0x75, 0x32 }; | |
326 | ||
1da177e4 LT |
327 | mt352_write(fe, mt352_clock_config, sizeof(mt352_clock_config)); |
328 | udelay(2000); | |
329 | mt352_write(fe, mt352_reset, sizeof(mt352_reset)); | |
330 | mt352_write(fe, mt352_adc_ctl_1_cfg, sizeof(mt352_adc_ctl_1_cfg)); | |
331 | ||
332 | mt352_write(fe, mt352_agc_cfg,sizeof(mt352_agc_cfg)); | |
333 | udelay(2000); | |
334 | mt352_write(fe, mt352_av771_extra,sizeof(mt352_av771_extra)); | |
335 | mt352_write(fe, mt352_capt_range_cfg, sizeof(mt352_capt_range_cfg)); | |
336 | ||
337 | return 0; | |
338 | } | |
339 | ||
340 | static int advbt771_samsung_tdtc9251dh0_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params, u8* pllbuf) | |
341 | { | |
342 | u32 div; | |
343 | unsigned char bs = 0; | |
344 | unsigned char cp = 0; | |
345 | ||
1da177e4 LT |
346 | div = (((params->frequency + 83333) * 3) / 500000) + IF_FREQUENCYx6; |
347 | ||
1f15ddd0 DJ |
348 | if (params->frequency < 150000000) |
349 | cp = 0xB4; | |
350 | else if (params->frequency < 173000000) | |
351 | cp = 0xBC; | |
352 | else if (params->frequency < 250000000) | |
353 | cp = 0xB4; | |
354 | else if (params->frequency < 400000000) | |
355 | cp = 0xBC; | |
356 | else if (params->frequency < 420000000) | |
357 | cp = 0xF4; | |
358 | else if (params->frequency < 470000000) | |
359 | cp = 0xFC; | |
360 | else if (params->frequency < 600000000) | |
361 | cp = 0xBC; | |
362 | else if (params->frequency < 730000000) | |
363 | cp = 0xF4; | |
364 | else | |
365 | cp = 0xFC; | |
366 | ||
367 | if (params->frequency < 150000000) | |
368 | bs = 0x01; | |
369 | else if (params->frequency < 173000000) | |
370 | bs = 0x01; | |
371 | else if (params->frequency < 250000000) | |
372 | bs = 0x02; | |
373 | else if (params->frequency < 400000000) | |
374 | bs = 0x02; | |
375 | else if (params->frequency < 420000000) | |
376 | bs = 0x02; | |
377 | else if (params->frequency < 470000000) | |
378 | bs = 0x02; | |
379 | else if (params->frequency < 600000000) | |
380 | bs = 0x08; | |
381 | else if (params->frequency < 730000000) | |
382 | bs = 0x08; | |
383 | else | |
384 | bs = 0x08; | |
1da177e4 LT |
385 | |
386 | pllbuf[0] = 0xc2; // Note: non-linux standard PLL i2c address | |
387 | pllbuf[1] = div >> 8; | |
388 | pllbuf[2] = div & 0xff; | |
389 | pllbuf[3] = cp; | |
390 | pllbuf[4] = bs; | |
391 | ||
392 | return 0; | |
393 | } | |
394 | ||
395 | static struct mt352_config advbt771_samsung_tdtc9251dh0_config = { | |
1da177e4 LT |
396 | .demod_address = 0x0f, |
397 | .demod_init = advbt771_samsung_tdtc9251dh0_demod_init, | |
398 | .pll_set = advbt771_samsung_tdtc9251dh0_pll_set, | |
399 | }; | |
400 | ||
1da177e4 | 401 | static struct dst_config dst_config = { |
1da177e4 LT |
402 | .demod_address = 0x55, |
403 | }; | |
404 | ||
1da177e4 LT |
405 | static int or51211_request_firmware(struct dvb_frontend* fe, const struct firmware **fw, char* name) |
406 | { | |
407 | struct dvb_bt8xx_card* bt = (struct dvb_bt8xx_card*) fe->dvb->priv; | |
408 | ||
409 | return request_firmware(fw, name, &bt->bt->dev->dev); | |
410 | } | |
411 | ||
412 | static void or51211_setmode(struct dvb_frontend * fe, int mode) | |
413 | { | |
414 | struct dvb_bt8xx_card *bt = fe->dvb->priv; | |
415 | bttv_write_gpio(bt->bttv_nr, 0x0002, mode); /* Reset */ | |
416 | msleep(20); | |
417 | } | |
418 | ||
419 | static void or51211_reset(struct dvb_frontend * fe) | |
420 | { | |
421 | struct dvb_bt8xx_card *bt = fe->dvb->priv; | |
422 | ||
423 | /* RESET DEVICE | |
424 | * reset is controled by GPIO-0 | |
425 | * when set to 0 causes reset and when to 1 for normal op | |
426 | * must remain reset for 128 clock cycles on a 50Mhz clock | |
427 | * also PRM1 PRM2 & PRM4 are controled by GPIO-1,GPIO-2 & GPIO-4 | |
428 | * We assume that the reset has be held low long enough or we | |
429 | * have been reset by a power on. When the driver is unloaded | |
430 | * reset set to 0 so if reloaded we have been reset. | |
431 | */ | |
432 | /* reset & PRM1,2&4 are outputs */ | |
433 | int ret = bttv_gpio_enable(bt->bttv_nr, 0x001F, 0x001F); | |
1f15ddd0 | 434 | if (ret != 0) |
05ade5a5 | 435 | printk(KERN_WARNING "or51211: Init Error - Can't Reset DVR (%i)\n", ret); |
1da177e4 LT |
436 | bttv_write_gpio(bt->bttv_nr, 0x001F, 0x0000); /* Reset */ |
437 | msleep(20); | |
438 | /* Now set for normal operation */ | |
439 | bttv_write_gpio(bt->bttv_nr, 0x0001F, 0x0001); | |
440 | /* wait for operation to begin */ | |
441 | msleep(500); | |
442 | } | |
443 | ||
444 | static void or51211_sleep(struct dvb_frontend * fe) | |
445 | { | |
446 | struct dvb_bt8xx_card *bt = fe->dvb->priv; | |
447 | bttv_write_gpio(bt->bttv_nr, 0x0001, 0x0000); | |
448 | } | |
449 | ||
450 | static struct or51211_config or51211_config = { | |
1da177e4 LT |
451 | .demod_address = 0x15, |
452 | .request_firmware = or51211_request_firmware, | |
453 | .setmode = or51211_setmode, | |
454 | .reset = or51211_reset, | |
455 | .sleep = or51211_sleep, | |
456 | }; | |
457 | ||
1da177e4 LT |
458 | static int vp3021_alps_tded4_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params) |
459 | { | |
460 | struct dvb_bt8xx_card *card = (struct dvb_bt8xx_card *) fe->dvb->priv; | |
461 | u8 buf[4]; | |
462 | u32 div; | |
463 | struct i2c_msg msg = { .addr = 0x60, .flags = 0, .buf = buf, .len = sizeof(buf) }; | |
464 | ||
465 | div = (params->frequency + 36166667) / 166667; | |
466 | ||
467 | buf[0] = (div >> 8) & 0x7F; | |
468 | buf[1] = div & 0xFF; | |
469 | buf[2] = 0x85; | |
470 | if ((params->frequency >= 47000000) && (params->frequency < 153000000)) | |
471 | buf[3] = 0x01; | |
472 | else if ((params->frequency >= 153000000) && (params->frequency < 430000000)) | |
473 | buf[3] = 0x02; | |
474 | else if ((params->frequency >= 430000000) && (params->frequency < 824000000)) | |
475 | buf[3] = 0x0C; | |
476 | else if ((params->frequency >= 824000000) && (params->frequency < 863000000)) | |
477 | buf[3] = 0x8C; | |
478 | else | |
479 | return -EINVAL; | |
480 | ||
481 | i2c_transfer(card->i2c_adapter, &msg, 1); | |
482 | return 0; | |
483 | } | |
484 | ||
485 | static struct nxt6000_config vp3021_alps_tded4_config = { | |
1da177e4 LT |
486 | .demod_address = 0x0a, |
487 | .clock_inversion = 1, | |
488 | .pll_set = vp3021_alps_tded4_pll_set, | |
489 | }; | |
490 | ||
05ade5a5 DJ |
491 | static int digitv_alps_tded4_demod_init(struct dvb_frontend* fe) |
492 | { | |
493 | static u8 mt352_clock_config [] = { 0x89, 0x38, 0x2d }; | |
494 | static u8 mt352_reset [] = { 0x50, 0x80 }; | |
495 | static u8 mt352_adc_ctl_1_cfg [] = { 0x8E, 0x40 }; | |
496 | static u8 mt352_agc_cfg [] = { 0x67, 0x20, 0xa0 }; | |
497 | static u8 mt352_capt_range_cfg[] = { 0x75, 0x32 }; | |
498 | ||
499 | mt352_write(fe, mt352_clock_config, sizeof(mt352_clock_config)); | |
500 | udelay(2000); | |
501 | mt352_write(fe, mt352_reset, sizeof(mt352_reset)); | |
502 | mt352_write(fe, mt352_adc_ctl_1_cfg, sizeof(mt352_adc_ctl_1_cfg)); | |
503 | mt352_write(fe, mt352_agc_cfg,sizeof(mt352_agc_cfg)); | |
504 | mt352_write(fe, mt352_capt_range_cfg, sizeof(mt352_capt_range_cfg)); | |
505 | ||
506 | return 0; | |
507 | } | |
508 | ||
509 | static int digitv_alps_tded4_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params, u8* pllbuf) | |
510 | { | |
511 | u32 div; | |
512 | struct dvb_ofdm_parameters *op = ¶ms->u.ofdm; | |
513 | ||
514 | div = (((params->frequency + 83333) * 3) / 500000) + IF_FREQUENCYx6; | |
515 | ||
516 | pllbuf[0] = 0xc2; | |
517 | pllbuf[1] = (div >> 8) & 0x7F; | |
518 | pllbuf[2] = div & 0xFF; | |
519 | pllbuf[3] = 0x85; | |
520 | ||
521 | dprintk("frequency %u, div %u\n", params->frequency, div); | |
522 | ||
523 | if (params->frequency < 470000000) | |
524 | pllbuf[4] = 0x02; | |
525 | else if (params->frequency > 823000000) | |
526 | pllbuf[4] = 0x88; | |
527 | else | |
528 | pllbuf[4] = 0x08; | |
529 | ||
530 | if (op->bandwidth == 8) | |
531 | pllbuf[4] |= 0x04; | |
532 | ||
533 | return 0; | |
534 | } | |
535 | ||
536 | static void digitv_alps_tded4_reset(struct dvb_bt8xx_card *bt) | |
537 | { | |
538 | /* | |
539 | * Reset the frontend, must be called before trying | |
540 | * to initialise the MT352 or mt352_attach | |
163d8fed | 541 | * will fail. Same goes for the nxt6000 frontend. |
05ade5a5 DJ |
542 | * |
543 | */ | |
544 | ||
545 | int ret = bttv_gpio_enable(bt->bttv_nr, 0x08, 0x08); | |
546 | if (ret != 0) | |
547 | printk(KERN_WARNING "digitv_alps_tded4: Init Error - Can't Reset DVR (%i)\n", ret); | |
548 | ||
549 | /* Pulse the reset line */ | |
550 | bttv_write_gpio(bt->bttv_nr, 0x08, 0x08); /* High */ | |
551 | bttv_write_gpio(bt->bttv_nr, 0x08, 0x00); /* Low */ | |
552 | msleep(100); | |
553 | ||
554 | bttv_write_gpio(bt->bttv_nr, 0x08, 0x08); /* High */ | |
555 | } | |
556 | ||
557 | static struct mt352_config digitv_alps_tded4_config = { | |
558 | .demod_address = 0x0a, | |
559 | .demod_init = digitv_alps_tded4_demod_init, | |
560 | .pll_set = digitv_alps_tded4_pll_set, | |
561 | }; | |
562 | ||
3cff00d9 MK |
563 | static int tdvs_tua6034_pll_set(struct dvb_frontend* fe, struct dvb_frontend_parameters* params) |
564 | { | |
565 | struct dvb_bt8xx_card *card = (struct dvb_bt8xx_card *) fe->dvb->priv; | |
566 | u8 buf[4]; | |
567 | struct i2c_msg msg = { .addr = 0x61, .flags = 0, .buf = buf, .len = sizeof(buf) }; | |
568 | int err; | |
569 | ||
570 | dvb_pll_configure(&dvb_pll_tdvs_tua6034, buf, params->frequency, 0); | |
571 | dprintk("%s: tuner at 0x%02x bytes: 0x%02x 0x%02x 0x%02x 0x%02x\n", | |
572 | __FUNCTION__, msg.addr, buf[0],buf[1],buf[2],buf[3]); | |
573 | if ((err = i2c_transfer(card->i2c_adapter, &msg, 1)) != 1) { | |
9101e622 MCC |
574 | printk(KERN_WARNING "dvb-bt8xx: %s error " |
575 | "(addr %02x <- %02x, err = %i)\n", | |
576 | __FUNCTION__, buf[0], buf[1], err); | |
3cff00d9 MK |
577 | if (err < 0) |
578 | return err; | |
579 | else | |
580 | return -EREMOTEIO; | |
581 | } | |
582 | ||
583 | /* Set the Auxiliary Byte. */ | |
584 | buf[2] &= ~0x20; | |
585 | buf[2] |= 0x18; | |
586 | buf[3] = 0x50; | |
587 | i2c_transfer(card->i2c_adapter, &msg, 1); | |
588 | ||
589 | return 0; | |
590 | } | |
591 | ||
592 | static struct lgdt330x_config tdvs_tua6034_config = { | |
593 | .demod_address = 0x0e, | |
594 | .demod_chip = LGDT3303, | |
595 | .serial_mpeg = 0x40, /* TPSERIAL for 3303 in TOP_CONTROL */ | |
596 | .pll_set = tdvs_tua6034_pll_set, | |
597 | }; | |
598 | ||
599 | static void lgdt330x_reset(struct dvb_bt8xx_card *bt) | |
600 | { | |
601 | /* Set pin 27 of the lgdt3303 chip high to reset the frontend */ | |
602 | ||
603 | /* Pulse the reset line */ | |
604 | bttv_write_gpio(bt->bttv_nr, 0x00e00007, 0x00000001); /* High */ | |
605 | bttv_write_gpio(bt->bttv_nr, 0x00e00007, 0x00000000); /* Low */ | |
606 | msleep(100); | |
607 | ||
608 | bttv_write_gpio(bt->bttv_nr, 0x00e00007, 0x00000001); /* High */ | |
609 | msleep(100); | |
610 | } | |
611 | ||
1da177e4 LT |
612 | static void frontend_init(struct dvb_bt8xx_card *card, u32 type) |
613 | { | |
50b215a0 JS |
614 | int ret; |
615 | struct dst_state* state = NULL; | |
616 | ||
1da177e4 | 617 | switch(type) { |
6cffcc23 | 618 | case BTTV_BOARD_DVICO_DVBT_LITE: |
1da177e4 LT |
619 | card->fe = mt352_attach(&thomson_dtt7579_config, card->i2c_adapter); |
620 | if (card->fe != NULL) { | |
621 | card->fe->ops->info.frequency_min = 174000000; | |
622 | card->fe->ops->info.frequency_max = 862000000; | |
1da177e4 LT |
623 | } |
624 | break; | |
1da177e4 | 625 | |
6cffcc23 | 626 | case BTTV_BOARD_DVICO_FUSIONHDTV_5_LITE: |
3cff00d9 MK |
627 | lgdt330x_reset(card); |
628 | card->fe = lgdt330x_attach(&tdvs_tua6034_config, card->i2c_adapter); | |
629 | if (card->fe != NULL) | |
630 | dprintk ("dvb_bt8xx: lgdt330x detected\n"); | |
631 | break; | |
3cff00d9 | 632 | |
6cffcc23 | 633 | case BTTV_BOARD_NEBULA_DIGITV: |
05ade5a5 DJ |
634 | /* |
635 | * It is possible to determine the correct frontend using the I2C bus (see the Nebula SDK); | |
636 | * this would be a cleaner solution than trying each frontend in turn. | |
637 | */ | |
638 | ||
639 | /* Old Nebula (marked (c)2003 on high profile pci card) has nxt6000 demod */ | |
163d8fed | 640 | digitv_alps_tded4_reset(card); |
1da177e4 | 641 | card->fe = nxt6000_attach(&vp3021_alps_tded4_config, card->i2c_adapter); |
f30db067 | 642 | if (card->fe != NULL) { |
05ade5a5 | 643 | dprintk ("dvb_bt8xx: an nxt6000 was detected on your digitv card\n"); |
f30db067 SA |
644 | break; |
645 | } | |
05ade5a5 DJ |
646 | |
647 | /* New Nebula (marked (c)2005 on low profile pci card) has mt352 demod */ | |
648 | digitv_alps_tded4_reset(card); | |
649 | card->fe = mt352_attach(&digitv_alps_tded4_config, card->i2c_adapter); | |
650 | ||
651 | if (card->fe != NULL) | |
652 | dprintk ("dvb_bt8xx: an mt352 was detected on your digitv card\n"); | |
1da177e4 LT |
653 | break; |
654 | ||
6cffcc23 | 655 | case BTTV_BOARD_AVDVBT_761: |
1da177e4 | 656 | card->fe = sp887x_attach(µtune_mt7202dtf_config, card->i2c_adapter); |
1da177e4 LT |
657 | break; |
658 | ||
6cffcc23 | 659 | case BTTV_BOARD_AVDVBT_771: |
1da177e4 LT |
660 | card->fe = mt352_attach(&advbt771_samsung_tdtc9251dh0_config, card->i2c_adapter); |
661 | if (card->fe != NULL) { | |
662 | card->fe->ops->info.frequency_min = 174000000; | |
663 | card->fe->ops->info.frequency_max = 862000000; | |
1da177e4 LT |
664 | } |
665 | break; | |
666 | ||
6cffcc23 | 667 | case BTTV_BOARD_TWINHAN_DST: |
50b215a0 JS |
668 | /* DST is not a frontend driver !!! */ |
669 | state = (struct dst_state *) kmalloc(sizeof (struct dst_state), GFP_KERNEL); | |
670 | /* Setup the Card */ | |
671 | state->config = &dst_config; | |
672 | state->i2c = card->i2c_adapter; | |
673 | state->bt = card->bt; | |
674 | ||
675 | /* DST is not a frontend, attaching the ASIC */ | |
676 | if ((dst_attach(state, &card->dvb_adapter)) == NULL) { | |
677 | printk("%s: Could not find a Twinhan DST.\n", __FUNCTION__); | |
678 | break; | |
679 | } | |
680 | card->fe = &state->frontend; | |
681 | ||
682 | /* Attach other DST peripherals if any */ | |
683 | /* Conditional Access device */ | |
1f15ddd0 | 684 | if (state->dst_hw_cap & DST_TYPE_HAS_CA) |
50b215a0 | 685 | ret = dst_ca_attach(state, &card->dvb_adapter); |
1da177e4 LT |
686 | break; |
687 | ||
6cffcc23 | 688 | case BTTV_BOARD_PINNACLESAT: |
1da177e4 | 689 | card->fe = cx24110_attach(&pctvsat_config, card->i2c_adapter); |
1da177e4 LT |
690 | break; |
691 | ||
6cffcc23 | 692 | case BTTV_BOARD_PC_HDTV: |
1da177e4 | 693 | card->fe = or51211_attach(&or51211_config, card->i2c_adapter); |
1da177e4 LT |
694 | break; |
695 | } | |
696 | ||
1f15ddd0 | 697 | if (card->fe == NULL) |
1da177e4 LT |
698 | printk("dvb-bt8xx: A frontend driver was not found for device %04x/%04x subsystem %04x/%04x\n", |
699 | card->bt->dev->vendor, | |
700 | card->bt->dev->device, | |
701 | card->bt->dev->subsystem_vendor, | |
702 | card->bt->dev->subsystem_device); | |
1f15ddd0 | 703 | else |
fdc53a6d | 704 | if (dvb_register_frontend(&card->dvb_adapter, card->fe)) { |
1da177e4 LT |
705 | printk("dvb-bt8xx: Frontend registration failed!\n"); |
706 | if (card->fe->ops->release) | |
707 | card->fe->ops->release(card->fe); | |
708 | card->fe = NULL; | |
709 | } | |
1da177e4 LT |
710 | } |
711 | ||
712 | static int __init dvb_bt8xx_load_card(struct dvb_bt8xx_card *card, u32 type) | |
713 | { | |
714 | int result; | |
715 | ||
1f15ddd0 | 716 | if ((result = dvb_register_adapter(&card->dvb_adapter, card->card_name, THIS_MODULE)) < 0) { |
1da177e4 LT |
717 | printk("dvb_bt8xx: dvb_register_adapter failed (errno = %d)\n", result); |
718 | return result; | |
1da177e4 | 719 | } |
fdc53a6d | 720 | card->dvb_adapter.priv = card; |
1da177e4 LT |
721 | |
722 | card->bt->adapter = card->i2c_adapter; | |
723 | ||
724 | memset(&card->demux, 0, sizeof(struct dvb_demux)); | |
725 | ||
726 | card->demux.dmx.capabilities = DMX_TS_FILTERING | DMX_SECTION_FILTERING | DMX_MEMORY_BASED_FILTERING; | |
727 | ||
728 | card->demux.priv = card; | |
729 | card->demux.filternum = 256; | |
730 | card->demux.feednum = 256; | |
731 | card->demux.start_feed = dvb_bt8xx_start_feed; | |
732 | card->demux.stop_feed = dvb_bt8xx_stop_feed; | |
733 | card->demux.write_to_decoder = NULL; | |
734 | ||
735 | if ((result = dvb_dmx_init(&card->demux)) < 0) { | |
736 | printk("dvb_bt8xx: dvb_dmx_init failed (errno = %d)\n", result); | |
737 | ||
fdc53a6d | 738 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
739 | return result; |
740 | } | |
741 | ||
742 | card->dmxdev.filternum = 256; | |
743 | card->dmxdev.demux = &card->demux.dmx; | |
744 | card->dmxdev.capabilities = 0; | |
745 | ||
fdc53a6d | 746 | if ((result = dvb_dmxdev_init(&card->dmxdev, &card->dvb_adapter)) < 0) { |
1da177e4 LT |
747 | printk("dvb_bt8xx: dvb_dmxdev_init failed (errno = %d)\n", result); |
748 | ||
749 | dvb_dmx_release(&card->demux); | |
fdc53a6d | 750 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
751 | return result; |
752 | } | |
753 | ||
754 | card->fe_hw.source = DMX_FRONTEND_0; | |
755 | ||
756 | if ((result = card->demux.dmx.add_frontend(&card->demux.dmx, &card->fe_hw)) < 0) { | |
757 | printk("dvb_bt8xx: dvb_dmx_init failed (errno = %d)\n", result); | |
758 | ||
759 | dvb_dmxdev_release(&card->dmxdev); | |
760 | dvb_dmx_release(&card->demux); | |
fdc53a6d | 761 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
762 | return result; |
763 | } | |
764 | ||
765 | card->fe_mem.source = DMX_MEMORY_FE; | |
766 | ||
767 | if ((result = card->demux.dmx.add_frontend(&card->demux.dmx, &card->fe_mem)) < 0) { | |
768 | printk("dvb_bt8xx: dvb_dmx_init failed (errno = %d)\n", result); | |
769 | ||
770 | card->demux.dmx.remove_frontend(&card->demux.dmx, &card->fe_hw); | |
771 | dvb_dmxdev_release(&card->dmxdev); | |
772 | dvb_dmx_release(&card->demux); | |
fdc53a6d | 773 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
774 | return result; |
775 | } | |
776 | ||
777 | if ((result = card->demux.dmx.connect_frontend(&card->demux.dmx, &card->fe_hw)) < 0) { | |
778 | printk("dvb_bt8xx: dvb_dmx_init failed (errno = %d)\n", result); | |
779 | ||
780 | card->demux.dmx.remove_frontend(&card->demux.dmx, &card->fe_mem); | |
781 | card->demux.dmx.remove_frontend(&card->demux.dmx, &card->fe_hw); | |
782 | dvb_dmxdev_release(&card->dmxdev); | |
783 | dvb_dmx_release(&card->demux); | |
fdc53a6d | 784 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
785 | return result; |
786 | } | |
787 | ||
fdc53a6d | 788 | dvb_net_init(&card->dvb_adapter, &card->dvbnet, &card->demux.dmx); |
1da177e4 LT |
789 | |
790 | tasklet_init(&card->bt->tasklet, dvb_bt8xx_task, (unsigned long) card); | |
791 | ||
792 | frontend_init(card, type); | |
793 | ||
794 | return 0; | |
795 | } | |
796 | ||
348290a4 | 797 | static int dvb_bt8xx_probe(struct bttv_sub_device *sub) |
1da177e4 | 798 | { |
1da177e4 LT |
799 | struct dvb_bt8xx_card *card; |
800 | struct pci_dev* bttv_pci_dev; | |
801 | int ret; | |
802 | ||
7408187d | 803 | if (!(card = kzalloc(sizeof(struct dvb_bt8xx_card), GFP_KERNEL))) |
1da177e4 LT |
804 | return -ENOMEM; |
805 | ||
3593cab5 | 806 | mutex_init(&card->lock); |
1da177e4 LT |
807 | card->bttv_nr = sub->core->nr; |
808 | strncpy(card->card_name, sub->core->name, sizeof(sub->core->name)); | |
809 | card->i2c_adapter = &sub->core->i2c_adap; | |
810 | ||
1f15ddd0 | 811 | switch(sub->core->type) { |
6cffcc23 | 812 | case BTTV_BOARD_PINNACLESAT: |
1da177e4 LT |
813 | card->gpio_mode = 0x0400c060; |
814 | /* should be: BT878_A_GAIN=0,BT878_A_PWRDN,BT878_DA_DPM,BT878_DA_SBR, | |
50b215a0 | 815 | BT878_DA_IOM=1,BT878_DA_APP to enable serial highspeed mode. */ |
df5a4f4f MA |
816 | card->op_sync_orin = BT878_RISC_SYNC_MASK; |
817 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; | |
1da177e4 LT |
818 | break; |
819 | ||
6cffcc23 | 820 | case BTTV_BOARD_DVICO_DVBT_LITE: |
1da177e4 | 821 | card->gpio_mode = 0x0400C060; |
df5a4f4f MA |
822 | card->op_sync_orin = BT878_RISC_SYNC_MASK; |
823 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; | |
1da177e4 LT |
824 | /* 26, 15, 14, 6, 5 |
825 | * A_PWRDN DA_DPM DA_SBR DA_IOM_DA | |
826 | * DA_APP(parallel) */ | |
827 | break; | |
828 | ||
6cffcc23 | 829 | case BTTV_BOARD_DVICO_FUSIONHDTV_5_LITE: |
3cff00d9 MK |
830 | card->gpio_mode = 0x0400c060; |
831 | card->op_sync_orin = BT878_RISC_SYNC_MASK; | |
832 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; | |
833 | break; | |
834 | ||
6cffcc23 | 835 | case BTTV_BOARD_NEBULA_DIGITV: |
6cffcc23 | 836 | case BTTV_BOARD_AVDVBT_761: |
1da177e4 | 837 | card->gpio_mode = (1 << 26) | (1 << 14) | (1 << 5); |
df5a4f4f MA |
838 | card->op_sync_orin = BT878_RISC_SYNC_MASK; |
839 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; | |
1da177e4 LT |
840 | /* A_PWRDN DA_SBR DA_APP (high speed serial) */ |
841 | break; | |
842 | ||
6cffcc23 | 843 | case BTTV_BOARD_AVDVBT_771: //case 0x07711461: |
1da177e4 LT |
844 | card->gpio_mode = 0x0400402B; |
845 | card->op_sync_orin = BT878_RISC_SYNC_MASK; | |
df5a4f4f | 846 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; |
1da177e4 LT |
847 | /* A_PWRDN DA_SBR DA_APP[0] PKTP=10 RISC_ENABLE FIFO_ENABLE*/ |
848 | break; | |
849 | ||
6cffcc23 | 850 | case BTTV_BOARD_TWINHAN_DST: |
1da177e4 LT |
851 | card->gpio_mode = 0x2204f2c; |
852 | card->op_sync_orin = BT878_RISC_SYNC_MASK; | |
853 | card->irq_err_ignore = BT878_APABORT | BT878_ARIPERR | | |
854 | BT878_APPERR | BT878_AFBUS; | |
855 | /* 25,21,14,11,10,9,8,3,2 then | |
856 | * 0x33 = 5,4,1,0 | |
857 | * A_SEL=SML, DA_MLB, DA_SBR, | |
858 | * DA_SDR=f, fifo trigger = 32 DWORDS | |
859 | * IOM = 0 == audio A/D | |
860 | * DPM = 0 == digital audio mode | |
861 | * == async data parallel port | |
862 | * then 0x33 (13 is set by start_capture) | |
863 | * DA_APP = async data parallel port, | |
864 | * ACAP_EN = 1, | |
865 | * RISC+FIFO ENABLE */ | |
866 | break; | |
867 | ||
6cffcc23 | 868 | case BTTV_BOARD_PC_HDTV: |
1da177e4 | 869 | card->gpio_mode = 0x0100EC7B; |
df5a4f4f MA |
870 | card->op_sync_orin = BT878_RISC_SYNC_MASK; |
871 | card->irq_err_ignore = BT878_AFBUS | BT878_AFDSR; | |
1da177e4 LT |
872 | break; |
873 | ||
05ade5a5 | 874 | default: |
1da177e4 LT |
875 | printk(KERN_WARNING "dvb_bt8xx: Unknown bttv card type: %d.\n", |
876 | sub->core->type); | |
877 | kfree(card); | |
878 | return -ENODEV; | |
879 | } | |
880 | ||
881 | dprintk("dvb_bt8xx: identified card%d as %s\n", card->bttv_nr, card->card_name); | |
882 | ||
883 | if (!(bttv_pci_dev = bttv_get_pcidev(card->bttv_nr))) { | |
884 | printk("dvb_bt8xx: no pci device for card %d\n", card->bttv_nr); | |
885 | kfree(card); | |
886 | return -EFAULT; | |
887 | } | |
888 | ||
889 | if (!(card->bt = dvb_bt8xx_878_match(card->bttv_nr, bttv_pci_dev))) { | |
890 | printk("dvb_bt8xx: unable to determine DMA core of card %d,\n", | |
891 | card->bttv_nr); | |
892 | printk("dvb_bt8xx: if you have the ALSA bt87x audio driver " | |
893 | "installed, try removing it.\n"); | |
894 | ||
895 | kfree(card); | |
896 | return -EFAULT; | |
1da177e4 LT |
897 | } |
898 | ||
3593cab5 | 899 | mutex_init(&card->bt->gpio_lock); |
1da177e4 LT |
900 | card->bt->bttv_nr = sub->core->nr; |
901 | ||
902 | if ( (ret = dvb_bt8xx_load_card(card, sub->core->type)) ) { | |
903 | kfree(card); | |
904 | return ret; | |
905 | } | |
906 | ||
348290a4 | 907 | dev_set_drvdata(&sub->dev, card); |
1da177e4 LT |
908 | return 0; |
909 | } | |
910 | ||
a462e9ff | 911 | static void dvb_bt8xx_remove(struct bttv_sub_device *sub) |
1da177e4 | 912 | { |
348290a4 | 913 | struct dvb_bt8xx_card *card = dev_get_drvdata(&sub->dev); |
1da177e4 LT |
914 | |
915 | dprintk("dvb_bt8xx: unloading card%d\n", card->bttv_nr); | |
916 | ||
917 | bt878_stop(card->bt); | |
918 | tasklet_kill(&card->bt->tasklet); | |
919 | dvb_net_release(&card->dvbnet); | |
920 | card->demux.dmx.remove_frontend(&card->demux.dmx, &card->fe_mem); | |
921 | card->demux.dmx.remove_frontend(&card->demux.dmx, &card->fe_hw); | |
922 | dvb_dmxdev_release(&card->dmxdev); | |
923 | dvb_dmx_release(&card->demux); | |
1f15ddd0 DJ |
924 | if (card->fe) |
925 | dvb_unregister_frontend(card->fe); | |
fdc53a6d | 926 | dvb_unregister_adapter(&card->dvb_adapter); |
1da177e4 LT |
927 | |
928 | kfree(card); | |
1da177e4 LT |
929 | } |
930 | ||
931 | static struct bttv_sub_driver driver = { | |
932 | .drv = { | |
933 | .name = "dvb-bt8xx", | |
1da177e4 | 934 | }, |
348290a4 RK |
935 | .probe = dvb_bt8xx_probe, |
936 | .remove = dvb_bt8xx_remove, | |
937 | /* FIXME: | |
938 | * .shutdown = dvb_bt8xx_shutdown, | |
939 | * .suspend = dvb_bt8xx_suspend, | |
940 | * .resume = dvb_bt8xx_resume, | |
941 | */ | |
1da177e4 LT |
942 | }; |
943 | ||
944 | static int __init dvb_bt8xx_init(void) | |
945 | { | |
946 | return bttv_sub_register(&driver, "dvb"); | |
947 | } | |
948 | ||
949 | static void __exit dvb_bt8xx_exit(void) | |
950 | { | |
951 | bttv_sub_unregister(&driver); | |
952 | } | |
953 | ||
954 | module_init(dvb_bt8xx_init); | |
955 | module_exit(dvb_bt8xx_exit); | |
956 | ||
957 | MODULE_DESCRIPTION("Bt8xx based DVB adapter driver"); | |
958 | MODULE_AUTHOR("Florian Schirmer <jolt@tuxbox.org>"); | |
959 | MODULE_LICENSE("GPL"); |