]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | Conexant 22702 DVB OFDM demodulator driver | |
3 | ||
4 | based on: | |
9101e622 | 5 | Alps TDMB7 DVB OFDM demodulator driver |
1da177e4 LT |
6 | |
7 | Copyright (C) 2001-2002 Convergence Integrated Media GmbH | |
8 | Holger Waechtler <holger@convergence.de> | |
9 | ||
9b9225f0 | 10 | Copyright (C) 2004 Steven Toth <stoth@hauppauge.com> |
1da177e4 LT |
11 | |
12 | This program is free software; you can redistribute it and/or modify | |
13 | it under the terms of the GNU General Public License as published by | |
14 | the Free Software Foundation; either version 2 of the License, or | |
15 | (at your option) any later version. | |
16 | ||
17 | This program is distributed in the hope that it will be useful, | |
18 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | GNU General Public License for more details. | |
21 | ||
22 | You should have received a copy of the GNU General Public License | |
23 | along with this program; if not, write to the Free Software | |
24 | Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
25 | ||
26 | */ | |
27 | ||
28 | #include <linux/kernel.h> | |
29 | #include <linux/init.h> | |
30 | #include <linux/module.h> | |
31 | #include <linux/string.h> | |
32 | #include <linux/slab.h> | |
33 | #include <linux/delay.h> | |
34 | #include "dvb_frontend.h" | |
9990d744 | 35 | #include "dvb-pll.h" |
1da177e4 LT |
36 | #include "cx22702.h" |
37 | ||
38 | ||
39 | struct cx22702_state { | |
40 | ||
41 | struct i2c_adapter* i2c; | |
42 | ||
43 | struct dvb_frontend_ops ops; | |
44 | ||
45 | /* configuration settings */ | |
46 | const struct cx22702_config* config; | |
47 | ||
48 | struct dvb_frontend frontend; | |
49 | ||
50 | /* previous uncorrected block counter */ | |
51 | u8 prevUCBlocks; | |
52 | }; | |
53 | ||
54 | static int debug = 0; | |
55 | #define dprintk if (debug) printk | |
56 | ||
57 | /* Register values to initialise the demod */ | |
58 | static u8 init_tab [] = { | |
59 | 0x00, 0x00, /* Stop aquisition */ | |
60 | 0x0B, 0x06, | |
61 | 0x09, 0x01, | |
62 | 0x0D, 0x41, | |
63 | 0x16, 0x32, | |
64 | 0x20, 0x0A, | |
65 | 0x21, 0x17, | |
66 | 0x24, 0x3e, | |
67 | 0x26, 0xff, | |
68 | 0x27, 0x10, | |
69 | 0x28, 0x00, | |
70 | 0x29, 0x00, | |
71 | 0x2a, 0x10, | |
72 | 0x2b, 0x00, | |
73 | 0x2c, 0x10, | |
74 | 0x2d, 0x00, | |
75 | 0x48, 0xd4, | |
76 | 0x49, 0x56, | |
77 | 0x6b, 0x1e, | |
78 | 0xc8, 0x02, | |
1da177e4 LT |
79 | 0xf9, 0x00, |
80 | 0xfa, 0x00, | |
81 | 0xfb, 0x00, | |
82 | 0xfc, 0x00, | |
83 | 0xfd, 0x00, | |
84 | }; | |
85 | ||
86 | static int cx22702_writereg (struct cx22702_state* state, u8 reg, u8 data) | |
87 | { | |
88 | int ret; | |
89 | u8 buf [] = { reg, data }; | |
90 | struct i2c_msg msg = { .addr = state->config->demod_address, .flags = 0, .buf = buf, .len = 2 }; | |
91 | ||
92 | ret = i2c_transfer(state->i2c, &msg, 1); | |
93 | ||
94 | if (ret != 1) | |
95 | printk("%s: writereg error (reg == 0x%02x, val == 0x%02x, ret == %i)\n", | |
96 | __FUNCTION__, reg, data, ret); | |
97 | ||
98 | return (ret != 1) ? -1 : 0; | |
99 | } | |
100 | ||
101 | static u8 cx22702_readreg (struct cx22702_state* state, u8 reg) | |
102 | { | |
103 | int ret; | |
104 | u8 b0 [] = { reg }; | |
105 | u8 b1 [] = { 0 }; | |
106 | ||
107 | struct i2c_msg msg [] = { | |
108 | { .addr = state->config->demod_address, .flags = 0, .buf = b0, .len = 1 }, | |
109 | { .addr = state->config->demod_address, .flags = I2C_M_RD, .buf = b1, .len = 1 } }; | |
110 | ||
111 | ret = i2c_transfer(state->i2c, msg, 2); | |
112 | ||
113 | if (ret != 2) | |
114 | printk("%s: readreg error (ret == %i)\n", __FUNCTION__, ret); | |
115 | ||
116 | return b1[0]; | |
117 | } | |
118 | ||
119 | static int cx22702_set_inversion (struct cx22702_state *state, int inversion) | |
120 | { | |
121 | u8 val; | |
122 | ||
123 | switch (inversion) { | |
124 | ||
125 | case INVERSION_AUTO: | |
126 | return -EOPNOTSUPP; | |
127 | ||
128 | case INVERSION_ON: | |
129 | val = cx22702_readreg (state, 0x0C); | |
130 | return cx22702_writereg (state, 0x0C, val | 0x01); | |
131 | ||
132 | case INVERSION_OFF: | |
133 | val = cx22702_readreg (state, 0x0C); | |
134 | return cx22702_writereg (state, 0x0C, val & 0xfe); | |
135 | ||
136 | default: | |
137 | return -EINVAL; | |
138 | ||
139 | } | |
140 | ||
141 | } | |
142 | ||
143 | /* Retrieve the demod settings */ | |
144 | static int cx22702_get_tps (struct cx22702_state *state, struct dvb_ofdm_parameters *p) | |
145 | { | |
146 | u8 val; | |
147 | ||
148 | /* Make sure the TPS regs are valid */ | |
149 | if (!(cx22702_readreg(state, 0x0A) & 0x20)) | |
150 | return -EAGAIN; | |
151 | ||
152 | val = cx22702_readreg (state, 0x01); | |
153 | switch( (val&0x18)>>3) { | |
154 | case 0: p->constellation = QPSK; break; | |
155 | case 1: p->constellation = QAM_16; break; | |
156 | case 2: p->constellation = QAM_64; break; | |
157 | } | |
158 | switch( val&0x07 ) { | |
159 | case 0: p->hierarchy_information = HIERARCHY_NONE; break; | |
160 | case 1: p->hierarchy_information = HIERARCHY_1; break; | |
161 | case 2: p->hierarchy_information = HIERARCHY_2; break; | |
162 | case 3: p->hierarchy_information = HIERARCHY_4; break; | |
163 | } | |
164 | ||
165 | ||
166 | val = cx22702_readreg (state, 0x02); | |
167 | switch( (val&0x38)>>3 ) { | |
168 | case 0: p->code_rate_HP = FEC_1_2; break; | |
169 | case 1: p->code_rate_HP = FEC_2_3; break; | |
170 | case 2: p->code_rate_HP = FEC_3_4; break; | |
171 | case 3: p->code_rate_HP = FEC_5_6; break; | |
172 | case 4: p->code_rate_HP = FEC_7_8; break; | |
173 | } | |
174 | switch( val&0x07 ) { | |
175 | case 0: p->code_rate_LP = FEC_1_2; break; | |
176 | case 1: p->code_rate_LP = FEC_2_3; break; | |
177 | case 2: p->code_rate_LP = FEC_3_4; break; | |
178 | case 3: p->code_rate_LP = FEC_5_6; break; | |
179 | case 4: p->code_rate_LP = FEC_7_8; break; | |
180 | } | |
181 | ||
182 | ||
183 | val = cx22702_readreg (state, 0x03); | |
184 | switch( (val&0x0c)>>2 ) { | |
185 | case 0: p->guard_interval = GUARD_INTERVAL_1_32; break; | |
186 | case 1: p->guard_interval = GUARD_INTERVAL_1_16; break; | |
187 | case 2: p->guard_interval = GUARD_INTERVAL_1_8; break; | |
188 | case 3: p->guard_interval = GUARD_INTERVAL_1_4; break; | |
189 | } | |
190 | switch( val&0x03 ) { | |
191 | case 0: p->transmission_mode = TRANSMISSION_MODE_2K; break; | |
192 | case 1: p->transmission_mode = TRANSMISSION_MODE_8K; break; | |
193 | } | |
194 | ||
195 | return 0; | |
196 | } | |
197 | ||
611900c1 ST |
198 | static int cx22702_i2c_gate_ctrl(struct dvb_frontend* fe, int enable) |
199 | { | |
200 | struct cx22702_state* state = fe->demodulator_priv; | |
201 | dprintk ("%s(%d)\n", __FUNCTION__, enable); | |
202 | if (enable) | |
203 | return cx22702_writereg (state, 0x0D, cx22702_readreg(state, 0x0D) & 0xfe); | |
204 | else | |
205 | return cx22702_writereg (state, 0x0D, cx22702_readreg(state, 0x0D) | 1); | |
206 | } | |
207 | ||
1da177e4 LT |
208 | /* Talk to the demod, set the FEC, GUARD, QAM settings etc */ |
209 | static int cx22702_set_tps (struct dvb_frontend* fe, struct dvb_frontend_parameters *p) | |
210 | { | |
211 | u8 val; | |
b8742700 | 212 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 | 213 | |
02444222 AQ |
214 | if (fe->ops->tuner_ops.set_params) { |
215 | fe->ops->tuner_ops.set_params(fe, p); | |
216 | if (fe->ops->i2c_gate_ctrl) fe->ops->i2c_gate_ctrl(fe, 0); | |
9990d744 | 217 | } |
1da177e4 LT |
218 | |
219 | /* set inversion */ | |
220 | cx22702_set_inversion (state, p->inversion); | |
221 | ||
222 | /* set bandwidth */ | |
223 | switch(p->u.ofdm.bandwidth) { | |
224 | case BANDWIDTH_6_MHZ: | |
225 | cx22702_writereg(state, 0x0C, (cx22702_readreg(state, 0x0C) & 0xcf) | 0x20 ); | |
226 | break; | |
227 | case BANDWIDTH_7_MHZ: | |
228 | cx22702_writereg(state, 0x0C, (cx22702_readreg(state, 0x0C) & 0xcf) | 0x10 ); | |
229 | break; | |
230 | case BANDWIDTH_8_MHZ: | |
231 | cx22702_writereg(state, 0x0C, cx22702_readreg(state, 0x0C) &0xcf ); | |
232 | break; | |
233 | default: | |
234 | dprintk ("%s: invalid bandwidth\n",__FUNCTION__); | |
235 | return -EINVAL; | |
236 | } | |
237 | ||
238 | ||
239 | p->u.ofdm.code_rate_LP = FEC_AUTO; //temp hack as manual not working | |
240 | ||
241 | /* use auto configuration? */ | |
242 | if((p->u.ofdm.hierarchy_information==HIERARCHY_AUTO) || | |
243 | (p->u.ofdm.constellation==QAM_AUTO) || | |
244 | (p->u.ofdm.code_rate_HP==FEC_AUTO) || | |
245 | (p->u.ofdm.code_rate_LP==FEC_AUTO) || | |
246 | (p->u.ofdm.guard_interval==GUARD_INTERVAL_AUTO) || | |
247 | (p->u.ofdm.transmission_mode==TRANSMISSION_MODE_AUTO) ) { | |
248 | ||
249 | /* TPS Source - use hardware driven values */ | |
250 | cx22702_writereg(state, 0x06, 0x10); | |
251 | cx22702_writereg(state, 0x07, 0x9); | |
252 | cx22702_writereg(state, 0x08, 0xC1); | |
253 | cx22702_writereg(state, 0x0B, cx22702_readreg(state, 0x0B) & 0xfc ); | |
254 | cx22702_writereg(state, 0x0C, (cx22702_readreg(state, 0x0C) & 0xBF) | 0x40 ); | |
255 | cx22702_writereg(state, 0x00, 0x01); /* Begin aquisition */ | |
f46dbb05 | 256 | dprintk("%s: Autodetecting\n",__FUNCTION__); |
1da177e4 LT |
257 | return 0; |
258 | } | |
259 | ||
260 | /* manually programmed values */ | |
261 | val=0; | |
262 | switch(p->u.ofdm.constellation) { | |
263 | case QPSK: val = (val&0xe7); break; | |
264 | case QAM_16: val = (val&0xe7)|0x08; break; | |
265 | case QAM_64: val = (val&0xe7)|0x10; break; | |
266 | default: | |
267 | dprintk ("%s: invalid constellation\n",__FUNCTION__); | |
268 | return -EINVAL; | |
269 | } | |
270 | switch(p->u.ofdm.hierarchy_information) { | |
271 | case HIERARCHY_NONE: val = (val&0xf8); break; | |
272 | case HIERARCHY_1: val = (val&0xf8)|1; break; | |
273 | case HIERARCHY_2: val = (val&0xf8)|2; break; | |
274 | case HIERARCHY_4: val = (val&0xf8)|3; break; | |
275 | default: | |
276 | dprintk ("%s: invalid hierarchy\n",__FUNCTION__); | |
277 | return -EINVAL; | |
278 | } | |
279 | cx22702_writereg (state, 0x06, val); | |
280 | ||
281 | val=0; | |
282 | switch(p->u.ofdm.code_rate_HP) { | |
283 | case FEC_NONE: | |
284 | case FEC_1_2: val = (val&0xc7); break; | |
285 | case FEC_2_3: val = (val&0xc7)|0x08; break; | |
286 | case FEC_3_4: val = (val&0xc7)|0x10; break; | |
287 | case FEC_5_6: val = (val&0xc7)|0x18; break; | |
288 | case FEC_7_8: val = (val&0xc7)|0x20; break; | |
289 | default: | |
290 | dprintk ("%s: invalid code_rate_HP\n",__FUNCTION__); | |
291 | return -EINVAL; | |
292 | } | |
293 | switch(p->u.ofdm.code_rate_LP) { | |
294 | case FEC_NONE: | |
295 | case FEC_1_2: val = (val&0xf8); break; | |
296 | case FEC_2_3: val = (val&0xf8)|1; break; | |
297 | case FEC_3_4: val = (val&0xf8)|2; break; | |
298 | case FEC_5_6: val = (val&0xf8)|3; break; | |
299 | case FEC_7_8: val = (val&0xf8)|4; break; | |
300 | default: | |
301 | dprintk ("%s: invalid code_rate_LP\n",__FUNCTION__); | |
302 | return -EINVAL; | |
303 | } | |
304 | cx22702_writereg (state, 0x07, val); | |
305 | ||
306 | val=0; | |
307 | switch(p->u.ofdm.guard_interval) { | |
308 | case GUARD_INTERVAL_1_32: val = (val&0xf3); break; | |
309 | case GUARD_INTERVAL_1_16: val = (val&0xf3)|0x04; break; | |
310 | case GUARD_INTERVAL_1_8: val = (val&0xf3)|0x08; break; | |
311 | case GUARD_INTERVAL_1_4: val = (val&0xf3)|0x0c; break; | |
312 | default: | |
313 | dprintk ("%s: invalid guard_interval\n",__FUNCTION__); | |
314 | return -EINVAL; | |
315 | } | |
316 | switch(p->u.ofdm.transmission_mode) { | |
317 | case TRANSMISSION_MODE_2K: val = (val&0xfc); break; | |
318 | case TRANSMISSION_MODE_8K: val = (val&0xfc)|1; break; | |
319 | default: | |
320 | dprintk ("%s: invalid transmission_mode\n",__FUNCTION__); | |
321 | return -EINVAL; | |
322 | } | |
323 | cx22702_writereg(state, 0x08, val); | |
324 | cx22702_writereg(state, 0x0B, (cx22702_readreg(state, 0x0B) & 0xfc) | 0x02 ); | |
325 | cx22702_writereg(state, 0x0C, (cx22702_readreg(state, 0x0C) & 0xBF) | 0x40 ); | |
326 | ||
327 | /* Begin channel aquisition */ | |
328 | cx22702_writereg(state, 0x00, 0x01); | |
329 | ||
330 | return 0; | |
331 | } | |
332 | ||
333 | /* Reset the demod hardware and reset all of the configuration registers | |
334 | to a default state. */ | |
335 | static int cx22702_init (struct dvb_frontend* fe) | |
336 | { | |
337 | int i; | |
b8742700 | 338 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
339 | |
340 | cx22702_writereg (state, 0x00, 0x02); | |
341 | ||
342 | msleep(10); | |
343 | ||
344 | for (i=0; i<sizeof(init_tab); i+=2) | |
345 | cx22702_writereg (state, init_tab[i], init_tab[i+1]); | |
346 | ||
f46dbb05 | 347 | cx22702_writereg (state, 0xf8, (state->config->output_mode << 1) & 0x02); |
1da177e4 | 348 | |
611900c1 | 349 | cx22702_i2c_gate_ctrl(fe, 0); |
1da177e4 LT |
350 | |
351 | return 0; | |
352 | } | |
353 | ||
354 | static int cx22702_read_status(struct dvb_frontend* fe, fe_status_t* status) | |
355 | { | |
b8742700 | 356 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
357 | u8 reg0A; |
358 | u8 reg23; | |
359 | ||
360 | *status = 0; | |
361 | ||
362 | reg0A = cx22702_readreg (state, 0x0A); | |
363 | reg23 = cx22702_readreg (state, 0x23); | |
364 | ||
365 | dprintk ("%s: status demod=0x%02x agc=0x%02x\n" | |
366 | ,__FUNCTION__,reg0A,reg23); | |
367 | ||
368 | if(reg0A & 0x10) { | |
369 | *status |= FE_HAS_LOCK; | |
370 | *status |= FE_HAS_VITERBI; | |
371 | *status |= FE_HAS_SYNC; | |
372 | } | |
373 | ||
374 | if(reg0A & 0x20) | |
375 | *status |= FE_HAS_CARRIER; | |
376 | ||
377 | if(reg23 < 0xf0) | |
378 | *status |= FE_HAS_SIGNAL; | |
379 | ||
380 | return 0; | |
381 | } | |
382 | ||
383 | static int cx22702_read_ber(struct dvb_frontend* fe, u32* ber) | |
384 | { | |
b8742700 | 385 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
386 | |
387 | if(cx22702_readreg (state, 0xE4) & 0x02) { | |
388 | /* Realtime statistics */ | |
389 | *ber = (cx22702_readreg (state, 0xDE) & 0x7F) << 7 | |
390 | | (cx22702_readreg (state, 0xDF)&0x7F); | |
391 | } else { | |
392 | /* Averagtine statistics */ | |
393 | *ber = (cx22702_readreg (state, 0xDE) & 0x7F) << 7 | |
394 | | cx22702_readreg (state, 0xDF); | |
395 | } | |
396 | ||
397 | return 0; | |
398 | } | |
399 | ||
400 | static int cx22702_read_signal_strength(struct dvb_frontend* fe, u16* signal_strength) | |
401 | { | |
b8742700 | 402 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
403 | |
404 | *signal_strength = cx22702_readreg (state, 0x23); | |
405 | ||
406 | return 0; | |
407 | } | |
408 | ||
409 | static int cx22702_read_snr(struct dvb_frontend* fe, u16* snr) | |
410 | { | |
b8742700 | 411 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
412 | |
413 | u16 rs_ber=0; | |
414 | if(cx22702_readreg (state, 0xE4) & 0x02) { | |
415 | /* Realtime statistics */ | |
416 | rs_ber = (cx22702_readreg (state, 0xDE) & 0x7F) << 7 | |
417 | | (cx22702_readreg (state, 0xDF)& 0x7F); | |
418 | } else { | |
419 | /* Averagine statistics */ | |
420 | rs_ber = (cx22702_readreg (state, 0xDE) & 0x7F) << 8 | |
421 | | cx22702_readreg (state, 0xDF); | |
422 | } | |
423 | *snr = ~rs_ber; | |
424 | ||
425 | return 0; | |
426 | } | |
427 | ||
428 | static int cx22702_read_ucblocks(struct dvb_frontend* fe, u32* ucblocks) | |
429 | { | |
b8742700 | 430 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
431 | |
432 | u8 _ucblocks; | |
433 | ||
434 | /* RS Uncorrectable Packet Count then reset */ | |
435 | _ucblocks = cx22702_readreg (state, 0xE3); | |
f46dbb05 PB |
436 | if (state->prevUCBlocks < _ucblocks) |
437 | *ucblocks = (_ucblocks - state->prevUCBlocks); | |
438 | else | |
439 | *ucblocks = state->prevUCBlocks - _ucblocks; | |
1da177e4 LT |
440 | state->prevUCBlocks = _ucblocks; |
441 | ||
442 | return 0; | |
443 | } | |
444 | ||
445 | static int cx22702_get_frontend(struct dvb_frontend* fe, struct dvb_frontend_parameters *p) | |
446 | { | |
b8742700 | 447 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
448 | |
449 | u8 reg0C = cx22702_readreg (state, 0x0C); | |
450 | ||
451 | p->inversion = reg0C & 0x1 ? INVERSION_ON : INVERSION_OFF; | |
452 | return cx22702_get_tps (state, &p->u.ofdm); | |
453 | } | |
454 | ||
f46dbb05 PB |
455 | static int cx22702_get_tune_settings(struct dvb_frontend* fe, struct dvb_frontend_tune_settings *tune) |
456 | { | |
457 | tune->min_delay_ms = 1000; | |
458 | return 0; | |
459 | } | |
460 | ||
1da177e4 LT |
461 | static void cx22702_release(struct dvb_frontend* fe) |
462 | { | |
b8742700 | 463 | struct cx22702_state* state = fe->demodulator_priv; |
1da177e4 LT |
464 | kfree(state); |
465 | } | |
466 | ||
467 | static struct dvb_frontend_ops cx22702_ops; | |
468 | ||
469 | struct dvb_frontend* cx22702_attach(const struct cx22702_config* config, | |
470 | struct i2c_adapter* i2c) | |
471 | { | |
472 | struct cx22702_state* state = NULL; | |
473 | ||
474 | /* allocate memory for the internal state */ | |
b8742700 | 475 | state = kmalloc(sizeof(struct cx22702_state), GFP_KERNEL); |
f46dbb05 PB |
476 | if (state == NULL) |
477 | goto error; | |
1da177e4 LT |
478 | |
479 | /* setup the state */ | |
480 | state->config = config; | |
481 | state->i2c = i2c; | |
482 | memcpy(&state->ops, &cx22702_ops, sizeof(struct dvb_frontend_ops)); | |
483 | state->prevUCBlocks = 0; | |
484 | ||
485 | /* check if the demod is there */ | |
f46dbb05 PB |
486 | if (cx22702_readreg(state, 0x1f) != 0x3) |
487 | goto error; | |
1da177e4 LT |
488 | |
489 | /* create dvb_frontend */ | |
490 | state->frontend.ops = &state->ops; | |
491 | state->frontend.demodulator_priv = state; | |
492 | return &state->frontend; | |
493 | ||
494 | error: | |
495 | kfree(state); | |
496 | return NULL; | |
497 | } | |
498 | ||
499 | static struct dvb_frontend_ops cx22702_ops = { | |
500 | ||
501 | .info = { | |
502 | .name = "Conexant CX22702 DVB-T", | |
503 | .type = FE_OFDM, | |
504 | .frequency_min = 177000000, | |
505 | .frequency_max = 858000000, | |
506 | .frequency_stepsize = 166666, | |
507 | .caps = FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 | FE_CAN_FEC_3_4 | | |
508 | FE_CAN_FEC_5_6 | FE_CAN_FEC_7_8 | FE_CAN_FEC_AUTO | | |
509 | FE_CAN_QPSK | FE_CAN_QAM_16 | FE_CAN_QAM_64 | FE_CAN_QAM_AUTO | | |
510 | FE_CAN_HIERARCHY_AUTO | FE_CAN_GUARD_INTERVAL_AUTO | | |
511 | FE_CAN_TRANSMISSION_MODE_AUTO | FE_CAN_RECOVER | |
512 | }, | |
513 | ||
514 | .release = cx22702_release, | |
515 | ||
516 | .init = cx22702_init, | |
02444222 | 517 | .i2c_gate_ctrl = cx22702_i2c_gate_ctrl, |
1da177e4 LT |
518 | |
519 | .set_frontend = cx22702_set_tps, | |
520 | .get_frontend = cx22702_get_frontend, | |
f46dbb05 | 521 | .get_tune_settings = cx22702_get_tune_settings, |
1da177e4 LT |
522 | |
523 | .read_status = cx22702_read_status, | |
524 | .read_ber = cx22702_read_ber, | |
525 | .read_signal_strength = cx22702_read_signal_strength, | |
526 | .read_snr = cx22702_read_snr, | |
527 | .read_ucblocks = cx22702_read_ucblocks, | |
528 | }; | |
529 | ||
530 | module_param(debug, int, 0644); | |
531 | MODULE_PARM_DESC(debug, "Enable verbose debug messages"); | |
532 | ||
533 | MODULE_DESCRIPTION("Conexant CX22702 DVB-T Demodulator driver"); | |
534 | MODULE_AUTHOR("Steven Toth"); | |
535 | MODULE_LICENSE("GPL"); | |
536 | ||
537 | EXPORT_SYMBOL(cx22702_attach); |