]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - drivers/media/pci/cx88/cx88-input.c
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157
[mirror_ubuntu-hirsute-kernel.git] / drivers / media / pci / cx88 / cx88-input.c
CommitLineData
c942fddf 1// SPDX-License-Identifier: GPL-2.0-or-later
1da177e4 2/*
1da177e4
LT
3 *
4 * Device driver for GPIO attached remote control interfaces
5 * on Conexant 2388x based TV/DVB cards.
6 *
7 * Copyright (c) 2003 Pavel Machek
8 * Copyright (c) 2004 Gerd Knorr
fc40b261 9 * Copyright (c) 2004, 2005 Chris Pascoe
1da177e4
LT
10 */
11
65bc2fe8
MCC
12#include "cx88.h"
13
1da177e4 14#include <linux/init.h>
3c1c48bb 15#include <linux/hrtimer.h>
1da177e4 16#include <linux/pci.h>
5a0e3ad6 17#include <linux/slab.h>
1da177e4 18#include <linux/module.h>
1da177e4 19
6bda9644 20#include <media/rc-core.h>
1da177e4 21
727e625c
MCC
22#define MODULE_NAME "cx88xx"
23
1da177e4
LT
24/* ---------------------------------------------------------------------- */
25
1da177e4 26struct cx88_IR {
41ef7c1e 27 struct cx88_core *core;
d8b4b582 28 struct rc_dev *dev;
92f4fc10
MCC
29
30 int users;
31
41ef7c1e
MCC
32 char name[32];
33 char phys[32];
1da177e4
LT
34
35 /* sample from gpio pin 16 */
fc40b261 36 u32 sampling;
1da177e4
LT
37
38 /* poll external decoder */
41ef7c1e 39 int polling;
3c1c48bb 40 struct hrtimer timer;
41ef7c1e
MCC
41 u32 gpio_addr;
42 u32 last_gpio;
43 u32 mask_keycode;
44 u32 mask_keydown;
45 u32 mask_keyup;
1da177e4
LT
46};
47
7b61ba8f 48static unsigned int ir_samplerate = 4;
2997137b
DH
49module_param(ir_samplerate, uint, 0444);
50MODULE_PARM_DESC(ir_samplerate, "IR samplerate in kHz, 1 - 20, default 4");
51
ff699e6b 52static int ir_debug;
41ef7c1e 53module_param(ir_debug, int, 0644); /* debug level [IR] */
1da177e4
LT
54MODULE_PARM_DESC(ir_debug, "enable debug messages [IR]");
55
399426ca
MCC
56#define ir_dprintk(fmt, arg...) do { \
57 if (ir_debug) \
58 printk(KERN_DEBUG "%s IR: " fmt, ir->core->name, ##arg);\
59} while (0)
1da177e4 60
399426ca
MCC
61#define dprintk(fmt, arg...) do { \
62 if (ir_debug) \
63 printk(KERN_DEBUG "cx88 IR: " fmt, ##arg); \
64} while (0)
1c0eb0ff 65
1da177e4
LT
66/* ---------------------------------------------------------------------- */
67
68static void cx88_ir_handle_key(struct cx88_IR *ir)
69{
70 struct cx88_core *core = ir->core;
680543c5 71 u32 gpio, data, auxgpio;
1da177e4
LT
72
73 /* read gpio value */
74 gpio = cx_read(ir->gpio_addr);
6a59d64c 75 switch (core->boardnr) {
829ea964 76 case CX88_BOARD_NPGTECH_REALTV_TOP10FM:
399426ca
MCC
77 /*
78 * This board apparently uses a combination of 2 GPIO
79 * to represent the keys. Additionally, the second GPIO
80 * can be used for parity.
81 *
82 * Example:
83 *
84 * for key "5"
85 * gpio = 0x758, auxgpio = 0xe5 or 0xf5
86 * for key "Power"
87 * gpio = 0x758, auxgpio = 0xed or 0xfd
680543c5
RC
88 */
89
90 auxgpio = cx_read(MO_GP1_IO);
91 /* Take out the parity part */
7b61ba8f 92 gpio = (gpio & 0x7fd) + (auxgpio & 0xef);
829ea964
MK
93 break;
94 case CX88_BOARD_WINFAST_DTV1000:
3047a176 95 case CX88_BOARD_WINFAST_DTV1800H:
8eb79c0b 96 case CX88_BOARD_WINFAST_DTV1800H_XC4000:
f271a3af 97 case CX88_BOARD_WINFAST_DTV2000H_PLUS:
3e9a4897 98 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL:
84463d5f
IV
99 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F36:
100 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F43:
e7d11ecb
EP
101 gpio = (gpio & 0x6ff) | ((cx_read(MO_GP1_IO) << 8) & 0x900);
102 auxgpio = gpio;
829ea964
MK
103 break;
104 default:
680543c5 105 auxgpio = gpio;
829ea964 106 }
1da177e4 107 if (ir->polling) {
680543c5 108 if (ir->last_gpio == auxgpio)
1da177e4 109 return;
680543c5 110 ir->last_gpio = auxgpio;
1da177e4
LT
111 }
112
113 /* extract data */
114 data = ir_extract_bits(gpio, ir->mask_keycode);
115 ir_dprintk("irq gpio=0x%x code=%d | %s%s%s\n",
41ef7c1e
MCC
116 gpio, data,
117 ir->polling ? "poll" : "irq",
118 (gpio & ir->mask_keydown) ? " down" : "",
119 (gpio & ir->mask_keyup) ? " up" : "");
1da177e4 120
6a59d64c 121 if (ir->core->boardnr == CX88_BOARD_NORWOOD_MICRO) {
d1009bd7
PN
122 u32 gpio_key = cx_read(MO_GP0_IO);
123
124 data = (data << 4) | ((gpio_key & 0xf0) >> 4);
125
6d741bfe 126 rc_keydown(ir->dev, RC_PROTO_UNKNOWN, data, 0);
120703f9
DH
127
128 } else if (ir->core->boardnr == CX88_BOARD_PROLINK_PLAYTVPVR ||
129 ir->core->boardnr == CX88_BOARD_PIXELVIEW_PLAYTV_ULTRA_PRO) {
130 /* bit cleared on keydown, NEC scancode, 0xAAAACC, A = 0x866b */
131 u16 addr;
132 u8 cmd;
133 u32 scancode;
134
135 addr = (data >> 8) & 0xffff;
136 cmd = (data >> 0) & 0x00ff;
137 scancode = RC_SCANCODE_NECX(addr, cmd);
138
139 if (0 == (gpio & ir->mask_keyup))
6d741bfe 140 rc_keydown_notimeout(ir->dev, RC_PROTO_NECX, scancode,
399426ca 141 0);
120703f9
DH
142 else
143 rc_keyup(ir->dev);
d1009bd7
PN
144
145 } else if (ir->mask_keydown) {
1da177e4 146 /* bit set on keydown */
3bbd3f2d 147 if (gpio & ir->mask_keydown)
6d741bfe
SY
148 rc_keydown_notimeout(ir->dev, RC_PROTO_UNKNOWN, data,
149 0);
62c65031 150 else
ca86674b 151 rc_keyup(ir->dev);
1da177e4
LT
152
153 } else if (ir->mask_keyup) {
154 /* bit cleared on keydown */
3bbd3f2d 155 if (0 == (gpio & ir->mask_keyup))
6d741bfe
SY
156 rc_keydown_notimeout(ir->dev, RC_PROTO_UNKNOWN, data,
157 0);
62c65031 158 else
ca86674b 159 rc_keyup(ir->dev);
1da177e4
LT
160
161 } else {
162 /* can't distinguish keydown/up :-/ */
6d741bfe 163 rc_keydown_notimeout(ir->dev, RC_PROTO_UNKNOWN, data, 0);
ca86674b 164 rc_keyup(ir->dev);
1da177e4
LT
165 }
166}
167
3c1c48bb 168static enum hrtimer_restart cx88_ir_work(struct hrtimer *timer)
1da177e4 169{
3c1c48bb
AH
170 unsigned long missed;
171 struct cx88_IR *ir = container_of(timer, struct cx88_IR, timer);
1da177e4
LT
172
173 cx88_ir_handle_key(ir);
dde67d50
JJ
174 missed = hrtimer_forward_now(&ir->timer,
175 ktime_set(0, ir->polling * 1000000));
3c1c48bb
AH
176 if (missed > 1)
177 ir_dprintk("Missed ticks %ld\n", missed - 1);
178
179 return HRTIMER_RESTART;
1da177e4
LT
180}
181
92f4fc10 182static int __cx88_ir_start(void *priv)
b07b4783 183{
92f4fc10
MCC
184 struct cx88_core *core = priv;
185 struct cx88_IR *ir;
186
187 if (!core || !core->ir)
188 return -EINVAL;
189
190 ir = core->ir;
191
b07b4783 192 if (ir->polling) {
3c1c48bb
AH
193 hrtimer_init(&ir->timer, CLOCK_MONOTONIC, HRTIMER_MODE_REL);
194 ir->timer.function = cx88_ir_work;
dde67d50
JJ
195 hrtimer_start(&ir->timer,
196 ktime_set(0, ir->polling * 1000000),
3c1c48bb 197 HRTIMER_MODE_REL);
b07b4783
DT
198 }
199 if (ir->sampling) {
8ddac9ee 200 core->pci_irqmask |= PCI_INT_IR_SMPINT;
2997137b
DH
201 cx_write(MO_DDS_IO, 0x33F286 * ir_samplerate); /* samplerate */
202 cx_write(MO_DDSCFG_IO, 0x5); /* enable */
b07b4783 203 }
92f4fc10 204 return 0;
b07b4783
DT
205}
206
92f4fc10 207static void __cx88_ir_stop(void *priv)
b07b4783 208{
92f4fc10
MCC
209 struct cx88_core *core = priv;
210 struct cx88_IR *ir;
211
212 if (!core || !core->ir)
213 return;
214
215 ir = core->ir;
b07b4783
DT
216 if (ir->sampling) {
217 cx_write(MO_DDSCFG_IO, 0x0);
8ddac9ee 218 core->pci_irqmask &= ~PCI_INT_IR_SMPINT;
b07b4783
DT
219 }
220
569b7ec7 221 if (ir->polling)
3c1c48bb 222 hrtimer_cancel(&ir->timer);
b07b4783
DT
223}
224
92f4fc10
MCC
225int cx88_ir_start(struct cx88_core *core)
226{
227 if (core->ir->users)
228 return __cx88_ir_start(core);
229
230 return 0;
231}
399426ca 232EXPORT_SYMBOL(cx88_ir_start);
92f4fc10
MCC
233
234void cx88_ir_stop(struct cx88_core *core)
235{
236 if (core->ir->users)
237 __cx88_ir_stop(core);
238}
399426ca 239EXPORT_SYMBOL(cx88_ir_stop);
92f4fc10 240
d8b4b582 241static int cx88_ir_open(struct rc_dev *rc)
92f4fc10 242{
d8b4b582 243 struct cx88_core *core = rc->priv;
92f4fc10
MCC
244
245 core->ir->users++;
246 return __cx88_ir_start(core);
247}
248
d8b4b582 249static void cx88_ir_close(struct rc_dev *rc)
92f4fc10 250{
d8b4b582 251 struct cx88_core *core = rc->priv;
92f4fc10
MCC
252
253 core->ir->users--;
254 if (!core->ir->users)
255 __cx88_ir_stop(core);
256}
257
1da177e4
LT
258/* ---------------------------------------------------------------------- */
259
260int cx88_ir_init(struct cx88_core *core, struct pci_dev *pci)
261{
262 struct cx88_IR *ir;
d8b4b582 263 struct rc_dev *dev;
02858eed 264 char *ir_codes = NULL;
6d741bfe 265 u64 rc_proto = RC_PROTO_BIT_OTHER;
b07b4783 266 int err = -ENOMEM;
9dfe4e83
MCC
267 u32 hardware_mask = 0; /* For devices with a hardware mask, when
268 * used with a full-code IR table
269 */
1da177e4 270
b7df3910 271 ir = kzalloc(sizeof(*ir), GFP_KERNEL);
0f7499fd 272 dev = rc_allocate_device(RC_DRIVER_IR_RAW);
d8b4b582 273 if (!ir || !dev)
b07b4783 274 goto err_out_free;
b7df3910 275
d8b4b582 276 ir->dev = dev;
1da177e4
LT
277
278 /* detect & configure */
6a59d64c 279 switch (core->boardnr) {
1da177e4 280 case CX88_BOARD_DNTV_LIVE_DVB_T:
b45009b0 281 case CX88_BOARD_KWORLD_DVB_T:
28ecc449 282 case CX88_BOARD_KWORLD_DVB_T_CX22702:
02858eed 283 ir_codes = RC_MAP_DNTV_LIVE_DVB_T;
41ef7c1e 284 ir->gpio_addr = MO_GP1_IO;
1da177e4 285 ir->mask_keycode = 0x1f;
41ef7c1e
MCC
286 ir->mask_keyup = 0x60;
287 ir->polling = 50; /* ms */
1da177e4 288 break;
e52e98a7 289 case CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1:
02858eed 290 ir_codes = RC_MAP_CINERGY_1400;
fc40b261 291 ir->sampling = 0xeb04; /* address */
e52e98a7 292 break;
1da177e4
LT
293 case CX88_BOARD_HAUPPAUGE:
294 case CX88_BOARD_HAUPPAUGE_DVB_T1:
fb56cb65
ST
295 case CX88_BOARD_HAUPPAUGE_NOVASE2_S1:
296 case CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1:
611900c1 297 case CX88_BOARD_HAUPPAUGE_HVR1100:
76dc82ab 298 case CX88_BOARD_HAUPPAUGE_HVR3000:
5bd1b663
ST
299 case CX88_BOARD_HAUPPAUGE_HVR4000:
300 case CX88_BOARD_HAUPPAUGE_HVR4000LITE:
f1735bb2
EB
301 case CX88_BOARD_PCHDTV_HD3000:
302 case CX88_BOARD_PCHDTV_HD5500:
501d8cd4 303 case CX88_BOARD_HAUPPAUGE_IRONLY:
af86ce79 304 ir_codes = RC_MAP_HAUPPAUGE;
41ef7c1e 305 ir->sampling = 1;
1da177e4 306 break;
2de873e6 307 case CX88_BOARD_WINFAST_DTV2000H:
4d14c833 308 case CX88_BOARD_WINFAST_DTV2000H_J:
3047a176 309 case CX88_BOARD_WINFAST_DTV1800H:
8eb79c0b 310 case CX88_BOARD_WINFAST_DTV1800H_XC4000:
f271a3af 311 case CX88_BOARD_WINFAST_DTV2000H_PLUS:
02858eed 312 ir_codes = RC_MAP_WINFAST;
41ef7c1e 313 ir->gpio_addr = MO_GP0_IO;
1da177e4 314 ir->mask_keycode = 0x8f8;
41ef7c1e 315 ir->mask_keyup = 0x100;
2de873e6 316 ir->polling = 50; /* ms */
1da177e4 317 break;
ff97d93d 318 case CX88_BOARD_WINFAST2000XP_EXPERT:
e7d11ecb 319 case CX88_BOARD_WINFAST_DTV1000:
3e9a4897 320 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL:
84463d5f
IV
321 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F36:
322 case CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F43:
02858eed 323 ir_codes = RC_MAP_WINFAST;
ff97d93d
HP
324 ir->gpio_addr = MO_GP0_IO;
325 ir->mask_keycode = 0x8f8;
326 ir->mask_keyup = 0x100;
327 ir->polling = 1; /* ms */
328 break;
1da177e4 329 case CX88_BOARD_IODATA_GVBCTV7E:
02858eed 330 ir_codes = RC_MAP_IODATA_BCTV7E;
41ef7c1e 331 ir->gpio_addr = MO_GP0_IO;
1da177e4
LT
332 ir->mask_keycode = 0xfd;
333 ir->mask_keydown = 0x02;
41ef7c1e 334 ir->polling = 5; /* ms */
1da177e4 335 break;
ff97d93d 336 case CX88_BOARD_PROLINK_PLAYTVPVR:
239df2e2 337 case CX88_BOARD_PIXELVIEW_PLAYTV_ULTRA_PRO:
9dfe4e83
MCC
338 /*
339 * It seems that this hardware is paired with NEC extended
340 * address 0x866b. So, unfortunately, its usage with other
341 * IR's with different address won't work. Still, there are
342 * other IR's from the same manufacturer that works, like the
343 * 002-T mini RC, provided with newer PV hardware
344 */
345 ir_codes = RC_MAP_PIXELVIEW_MK12;
6d741bfe 346 rc_proto = RC_PROTO_BIT_NECX;
41ef7c1e 347 ir->gpio_addr = MO_GP1_IO;
41ef7c1e 348 ir->mask_keyup = 0x80;
26d5683d 349 ir->polling = 10; /* ms */
9dfe4e83 350 hardware_mask = 0x3f; /* Hardware returns only 6 bits from command part */
239df2e2 351 break;
7f0dd179 352 case CX88_BOARD_PROLINK_PV_8000GT:
a31d2bb7 353 case CX88_BOARD_PROLINK_PV_GLOBAL_XTREME:
02858eed 354 ir_codes = RC_MAP_PIXELVIEW_NEW;
7f0dd179
MCC
355 ir->gpio_addr = MO_GP1_IO;
356 ir->mask_keycode = 0x3f;
357 ir->mask_keyup = 0x80;
358 ir->polling = 1; /* ms */
359 break;
b639f9d2 360 case CX88_BOARD_KWORLD_LTV883:
02858eed 361 ir_codes = RC_MAP_PIXELVIEW;
b639f9d2
NS
362 ir->gpio_addr = MO_GP1_IO;
363 ir->mask_keycode = 0x1f;
364 ir->mask_keyup = 0x60;
365 ir->polling = 1; /* ms */
366 break;
a82decf6 367 case CX88_BOARD_ADSTECH_DVB_T_PCI:
02858eed 368 ir_codes = RC_MAP_ADSTECH_DVB_T_PCI;
41ef7c1e 369 ir->gpio_addr = MO_GP1_IO;
a82decf6 370 ir->mask_keycode = 0xbf;
41ef7c1e
MCC
371 ir->mask_keyup = 0x40;
372 ir->polling = 50; /* ms */
373 break;
374 case CX88_BOARD_MSI_TVANYWHERE_MASTER:
02858eed 375 ir_codes = RC_MAP_MSI_TVANYWHERE;
41ef7c1e
MCC
376 ir->gpio_addr = MO_GP1_IO;
377 ir->mask_keycode = 0x1f;
378 ir->mask_keyup = 0x40;
379 ir->polling = 1; /* ms */
a82decf6 380 break;
899ad11b 381 case CX88_BOARD_AVERTV_303:
565f4949 382 case CX88_BOARD_AVERTV_STUDIO_303:
02858eed 383 ir_codes = RC_MAP_AVERTV_303;
899ad11b
GG
384 ir->gpio_addr = MO_GP2_IO;
385 ir->mask_keycode = 0xfb;
386 ir->mask_keydown = 0x02;
387 ir->polling = 50; /* ms */
388 break;
d8d86225
IL
389 case CX88_BOARD_OMICOM_SS4_PCI:
390 case CX88_BOARD_SATTRADE_ST4200:
391 case CX88_BOARD_TBS_8920:
392 case CX88_BOARD_TBS_8910:
393 case CX88_BOARD_PROF_7300:
b699c271 394 case CX88_BOARD_PROF_7301:
d8d86225 395 case CX88_BOARD_PROF_6200:
02858eed 396 ir_codes = RC_MAP_TBS_NEC;
d8d86225
IL
397 ir->sampling = 0xff00; /* address */
398 break;
0cb73639 399 case CX88_BOARD_TEVII_S464:
d8d86225
IL
400 case CX88_BOARD_TEVII_S460:
401 case CX88_BOARD_TEVII_S420:
02858eed 402 ir_codes = RC_MAP_TEVII_NEC;
d8d86225
IL
403 ir->sampling = 0xff00; /* address */
404 break;
fc40b261 405 case CX88_BOARD_DNTV_LIVE_DVB_T_PRO:
02858eed 406 ir_codes = RC_MAP_DNTV_LIVE_DVBT_PRO;
715a2233 407 ir->sampling = 0xff00; /* address */
fc40b261 408 break;
d1009bd7 409 case CX88_BOARD_NORWOOD_MICRO:
02858eed 410 ir_codes = RC_MAP_NORWOOD;
d1009bd7
PN
411 ir->gpio_addr = MO_GP1_IO;
412 ir->mask_keycode = 0x0e;
413 ir->mask_keyup = 0x80;
414 ir->polling = 50; /* ms */
415 break;
be4f4519 416 case CX88_BOARD_NPGTECH_REALTV_TOP10FM:
02858eed 417 ir_codes = RC_MAP_NPGTECH;
715a2233 418 ir->gpio_addr = MO_GP0_IO;
680543c5 419 ir->mask_keycode = 0xfa;
715a2233 420 ir->polling = 50; /* ms */
680543c5 421 break;
9121106a 422 case CX88_BOARD_PINNACLE_PCTV_HD_800i:
02858eed 423 ir_codes = RC_MAP_PINNACLE_PCTV_HD;
715a2233 424 ir->sampling = 1;
9121106a 425 break;
ba928034 426 case CX88_BOARD_POWERCOLOR_REAL_ANGEL:
02858eed 427 ir_codes = RC_MAP_POWERCOLOR_REAL_ANGEL;
715a2233 428 ir->gpio_addr = MO_GP2_IO;
ba928034 429 ir->mask_keycode = 0x7e;
715a2233 430 ir->polling = 100; /* ms */
ba928034 431 break;
111ac84a
SI
432 case CX88_BOARD_TWINHAN_VP1027_DVBS:
433 ir_codes = RC_MAP_TWINHAN_VP1027_DVBS;
111ac84a
SI
434 ir->sampling = 0xff00; /* address */
435 break;
1da177e4 436 }
b45009b0 437
2997137b 438 if (!ir_codes) {
b07b4783
DT
439 err = -ENODEV;
440 goto err_out_free;
1da177e4
LT
441 }
442
9dfe4e83
MCC
443 /*
444 * The usage of mask_keycode were very convenient, due to several
445 * reasons. Among others, the scancode tables were using the scancode
446 * as the index elements. So, the less bits it was used, the smaller
447 * the table were stored. After the input changes, the better is to use
448 * the full scancodes, since it allows replacing the IR remote by
449 * another one. Unfortunately, there are still some hardware, like
450 * Pixelview Ultra Pro, where only part of the scancode is sent via
451 * GPIO. So, there's no way to get the full scancode. Due to that,
452 * hardware_mask were introduced here: it represents those hardware
453 * that has such limits.
454 */
455 if (hardware_mask && !ir->mask_keycode)
456 ir->mask_keycode = hardware_mask;
457
1da177e4 458 /* init input device */
6a59d64c 459 snprintf(ir->name, sizeof(ir->name), "cx88 IR (%s)", core->board.name);
41ef7c1e 460 snprintf(ir->phys, sizeof(ir->phys), "pci-%s/ir0", pci_name(pci));
1da177e4 461
518f4b26 462 dev->device_name = ir->name;
d8b4b582
DH
463 dev->input_phys = ir->phys;
464 dev->input_id.bustype = BUS_PCI;
465 dev->input_id.version = 1;
1da177e4 466 if (pci->subsystem_vendor) {
d8b4b582
DH
467 dev->input_id.vendor = pci->subsystem_vendor;
468 dev->input_id.product = pci->subsystem_device;
1da177e4 469 } else {
d8b4b582
DH
470 dev->input_id.vendor = pci->vendor;
471 dev->input_id.product = pci->device;
1da177e4 472 }
d8b4b582
DH
473 dev->dev.parent = &pci->dev;
474 dev->map_name = ir_codes;
475 dev->driver_name = MODULE_NAME;
476 dev->priv = core;
477 dev->open = cx88_ir_open;
478 dev->close = cx88_ir_close;
9d2f1d3c 479 dev->scancode_mask = hardware_mask;
1da177e4 480
2997137b 481 if (ir->sampling) {
d8b4b582
DH
482 dev->timeout = 10 * 1000 * 1000; /* 10 ms */
483 } else {
484 dev->driver_type = RC_DRIVER_SCANCODE;
6d741bfe 485 dev->allowed_protocols = rc_proto;
d8b4b582
DH
486 }
487
488 ir->core = core;
489 core->ir = ir;
1da177e4
LT
490
491 /* all done */
d8b4b582 492 err = rc_register_device(dev);
b07b4783 493 if (err)
92f4fc10 494 goto err_out_free;
1da177e4
LT
495
496 return 0;
b07b4783 497
d8b4b582
DH
498err_out_free:
499 rc_free_device(dev);
92f4fc10 500 core->ir = NULL;
b07b4783
DT
501 kfree(ir);
502 return err;
1da177e4
LT
503}
504
505int cx88_ir_fini(struct cx88_core *core)
506{
507 struct cx88_IR *ir = core->ir;
508
509 /* skip detach on non attached boards */
399426ca 510 if (!ir)
1da177e4
LT
511 return 0;
512
92f4fc10 513 cx88_ir_stop(core);
d8b4b582 514 rc_unregister_device(ir->dev);
1da177e4
LT
515 kfree(ir);
516
517 /* done */
518 core->ir = NULL;
519 return 0;
520}
521
522/* ---------------------------------------------------------------------- */
523
524void cx88_ir_irq(struct cx88_core *core)
525{
526 struct cx88_IR *ir = core->ir;
2997137b 527 u32 samples;
7b61ba8f 528 unsigned int todo, bits;
183e19f5 529 struct ir_raw_event ev = {};
1da177e4 530
2997137b 531 if (!ir || !ir->sampling)
1da177e4
LT
532 return;
533
2997137b
DH
534 /*
535 * Samples are stored in a 32 bit register, oldest sample in
536 * the msb. A set bit represents space and an unset bit
537 * represents a pulse.
538 */
1da177e4 539 samples = cx_read(MO_SAMPLE_IO);
e52e98a7 540
d8b4b582 541 if (samples == 0xff && ir->dev->idle)
2997137b 542 return;
e52e98a7 543
2997137b
DH
544 for (todo = 32; todo > 0; todo -= bits) {
545 ev.pulse = samples & 0x80000000 ? false : true;
546 bits = min(todo, 32U - fls(ev.pulse ? samples : ~samples));
2a164d02 547 ev.duration = (bits * (NSEC_PER_SEC / 1000)) / ir_samplerate;
d8b4b582 548 ir_raw_event_store_with_filter(ir->dev, &ev);
2997137b 549 samples <<= bits;
1da177e4 550 }
d8b4b582 551 ir_raw_event_handle(ir->dev);
1da177e4
LT
552}
553
6d741bfe 554static int get_key_pvr2000(struct IR_i2c *ir, enum rc_proto *protocol,
4dd9bb91 555 u32 *scancode, u8 *toggle)
1c0eb0ff
MCC
556{
557 int flags, code;
558
559 /* poll IR chip */
560 flags = i2c_smbus_read_byte_data(ir->c, 0x10);
561 if (flags < 0) {
562 dprintk("read error\n");
563 return 0;
564 }
565 /* key pressed ? */
566 if (0 == (flags & 0x80))
567 return 0;
568
569 /* read actual key code */
570 code = i2c_smbus_read_byte_data(ir->c, 0x00);
571 if (code < 0) {
572 dprintk("read error\n");
573 return 0;
574 }
575
576 dprintk("IR Key/Flags: (0x%02x/0x%02x)\n",
399426ca 577 code & 0xff, flags & 0xff);
1c0eb0ff 578
6d741bfe 579 *protocol = RC_PROTO_UNKNOWN;
4dd9bb91
DH
580 *scancode = code & 0xff;
581 *toggle = 0;
1c0eb0ff
MCC
582 return 1;
583}
584
44243fc2
MCC
585void cx88_i2c_init_ir(struct cx88_core *core)
586{
587 struct i2c_board_info info;
4b8a14c8 588 static const unsigned short default_addr_list[] = {
44243fc2
MCC
589 0x18, 0x6b, 0x71,
590 I2C_CLIENT_END
591 };
4b8a14c8 592 static const unsigned short pvr2000_addr_list[] = {
1c0eb0ff
MCC
593 0x18, 0x1a,
594 I2C_CLIENT_END
595 };
596 const unsigned short *addr_list = default_addr_list;
44243fc2
MCC
597 const unsigned short *addrp;
598 /* Instantiate the IR receiver device, if present */
7b61ba8f 599 if (core->i2c_rc != 0)
44243fc2
MCC
600 return;
601
602 memset(&info, 0, sizeof(struct i2c_board_info));
c0decac1 603 strscpy(info.type, "ir_video", I2C_NAME_SIZE);
44243fc2 604
1c0eb0ff
MCC
605 switch (core->boardnr) {
606 case CX88_BOARD_LEADTEK_PVR2000:
607 addr_list = pvr2000_addr_list;
608 core->init_data.name = "cx88 Leadtek PVR 2000 remote";
6d741bfe 609 core->init_data.type = RC_PROTO_BIT_UNKNOWN;
1c0eb0ff
MCC
610 core->init_data.get_key = get_key_pvr2000;
611 core->init_data.ir_codes = RC_MAP_EMPTY;
612 break;
613 }
614
44243fc2
MCC
615 /*
616 * We can't call i2c_new_probed_device() because it uses
617 * quick writes for probing and at least some RC receiver
618 * devices only reply to reads.
619 * Also, Hauppauge XVR needs to be specified, as address 0x71
620 * conflicts with another remote type used with saa7134
621 */
622 for (addrp = addr_list; *addrp != I2C_CLIENT_END; addrp++) {
623 info.platform_data = NULL;
624 memset(&core->init_data, 0, sizeof(core->init_data));
625
626 if (*addrp == 0x71) {
39054f07 627 /* Hauppauge Z8F0811 */
c0decac1 628 strscpy(info.type, "ir_z8f0811_haup", I2C_NAME_SIZE);
39054f07 629 core->init_data.name = core->board.name;
af86ce79 630 core->init_data.ir_codes = RC_MAP_HAUPPAUGE;
6d741bfe
SY
631 core->init_data.type = RC_PROTO_BIT_RC5 |
632 RC_PROTO_BIT_RC6_MCE | RC_PROTO_BIT_RC6_6A_32;
44243fc2
MCC
633 core->init_data.internal_get_key_func = IR_KBD_GET_KEY_HAUP_XVR;
634
635 info.platform_data = &core->init_data;
636 }
637 if (i2c_smbus_xfer(&core->i2c_adap, *addrp, 0,
399426ca
MCC
638 I2C_SMBUS_READ, 0,
639 I2C_SMBUS_QUICK, NULL) >= 0) {
44243fc2
MCC
640 info.addr = *addrp;
641 i2c_new_device(&core->i2c_adap, &info);
642 break;
643 }
644 }
645}
646
1da177e4
LT
647/* ---------------------------------------------------------------------- */
648
649MODULE_AUTHOR("Gerd Knorr, Pavel Machek, Chris Pascoe");
650MODULE_DESCRIPTION("input driver for cx88 GPIO-based IR remote controls");
651MODULE_LICENSE("GPL");