]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/media/usb/cx231xx/cx231xx-cards.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branches 'for-4.11/upstream-fixes', 'for-4.12/accutouch', 'for-4.12/cp2112...
[mirror_ubuntu-artful-kernel.git] / drivers / media / usb / cx231xx / cx231xx-cards.c
CommitLineData
e0d3bafd 1/*
b9255176
SD		 2 cx231xx-cards.c - driver for Conexant Cx23100/101/102
3 USB video capture devices
e0d3bafd
SD		 4
5 Copyright (C) 2008 <srinivasa.deevi at conexant dot com>
b9255176 6 Based on em28xx driver
e0d3bafd
SD		 7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 2 of the License, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program; if not, write to the Free Software
20 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 */
22
589dadf2 23#include "cx231xx.h"
e0d3bafd
SD		 24#include <linux/init.h>
25#include <linux/module.h>
5a0e3ad6 26#include <linux/slab.h>
e0d3bafd
SD		 27#include <linux/delay.h>
28#include <linux/i2c.h>
e0d3bafd
SD		 29#include <media/tuner.h>
30#include <media/tveeprom.h>
31#include <media/v4l2-common.h>
e0d3bafd 32
d647f0b7 33#include <media/drv-intf/cx25840.h>
3bfb317f 34#include "dvb-usb-ids.h"
e0d3bafd 35#include "xc5000.h"
55fa288d 36#include "tda18271.h"
e0d3bafd 37
e0d3bafd
SD		 38
39static int tuner = -1;
40module_param(tuner, int, 0444);
41MODULE_PARM_DESC(tuner, "tuner type");
42
64fbf444
PB		 43static int transfer_mode = 1;
44module_param(transfer_mode, int, 0444);
45MODULE_PARM_DESC(transfer_mode, "transfer mode (1-ISO or 0-BULK)");
46
e0d3bafd
SD		 47static unsigned int disable_ir;
48module_param(disable_ir, int, 0444);
49MODULE_PARM_DESC(disable_ir, "disable infrared remote support");
50
51/* Bitmask marking allocated devices from 0 to CX231XX_MAXBOARDS */
52static unsigned long cx231xx_devused;
53
54/*
55 * Reset sequences for analog/digital modes
56 */
57
58static struct cx231xx_reg_seq RDE250_XCV_TUNER[] = {
84b5dbf3
MCC		 59 {0x03, 0x01, 10},
60 {0x03, 0x00, 30},
61 {0x03, 0x01, 10},
62 {-1, -1, -1},
e0d3bafd
SD		 63};
64
e0d3bafd
SD		 65/*
66 * Board definitions
67 */
68struct cx231xx_board cx231xx_boards[] = {
e0d3bafd 69 [CX231XX_BOARD_UNKNOWN] = {
6e4f574b
SD		 70 .name = "Unknown CX231xx video grabber",
71 .tuner_type = TUNER_ABSENT,
72 .input = {{
73 .type = CX231XX_VMUX_TELEVISION,
74 .vmux = CX231XX_VIN_3_1,
75 .amux = CX231XX_AMUX_VIDEO,
7ee0a288 76 .gpio = NULL,
6e4f574b
SD		 77 }, {
78 .type = CX231XX_VMUX_COMPOSITE1,
79 .vmux = CX231XX_VIN_2_1,
80 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 81 .gpio = NULL,
6e4f574b
SD		 82 }, {
83 .type = CX231XX_VMUX_SVIDEO,
84 .vmux = CX231XX_VIN_1_1 |
85 (CX231XX_VIN_1_2 << 8) |
86 CX25840_SVIDEO_ON,
87 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 88 .gpio = NULL,
6e4f574b
SD		 89 }
90 },
91 },
64fbf444
PB		 92 [CX231XX_BOARD_CNXT_CARRAERA] = {
93 .name = "Conexant Hybrid TV - CARRAERA",
6e4f574b
SD		 94 .tuner_type = TUNER_XC5000,
95 .tuner_addr = 0x61,
96 .tuner_gpio = RDE250_XCV_TUNER,
97 .tuner_sif_gpio = 0x05,
98 .tuner_scl_gpio = 0x1a,
99 .tuner_sda_gpio = 0x1b,
100 .decoder = CX231XX_AVDECODER,
88806218 101 .output_mode = OUT_MODE_VIP11,
6e4f574b
SD		 102 .demod_xfer_mode = 0,
103 .ctl_pin_status_mask = 0xFFFFFFC4,
104 .agc_analog_digital_select_gpio = 0x0c,
105 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 106 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 107 .demod_i2c_master = I2C_2,
6e4f574b
SD		 108 .has_dvb = 1,
109 .demod_addr = 0x02,
110 .norm = V4L2_STD_PAL,
111
112 .input = {{
113 .type = CX231XX_VMUX_TELEVISION,
114 .vmux = CX231XX_VIN_3_1,
115 .amux = CX231XX_AMUX_VIDEO,
7ee0a288 116 .gpio = NULL,
6e4f574b
SD		 117 }, {
118 .type = CX231XX_VMUX_COMPOSITE1,
119 .vmux = CX231XX_VIN_2_1,
120 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 121 .gpio = NULL,
6e4f574b
SD		 122 }, {
123 .type = CX231XX_VMUX_SVIDEO,
124 .vmux = CX231XX_VIN_1_1 |
125 (CX231XX_VIN_1_2 << 8) |
126 CX25840_SVIDEO_ON,
127 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 128 .gpio = NULL,
6e4f574b
SD		 129 }
130 },
131 },
64fbf444
PB		 132 [CX231XX_BOARD_CNXT_SHELBY] = {
133 .name = "Conexant Hybrid TV - SHELBY",
6e4f574b
SD		 134 .tuner_type = TUNER_XC5000,
135 .tuner_addr = 0x61,
136 .tuner_gpio = RDE250_XCV_TUNER,
137 .tuner_sif_gpio = 0x05,
138 .tuner_scl_gpio = 0x1a,
139 .tuner_sda_gpio = 0x1b,
140 .decoder = CX231XX_AVDECODER,
88806218 141 .output_mode = OUT_MODE_VIP11,
6e4f574b
SD		 142 .demod_xfer_mode = 0,
143 .ctl_pin_status_mask = 0xFFFFFFC4,
144 .agc_analog_digital_select_gpio = 0x0c,
145 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 146 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 147 .demod_i2c_master = I2C_2,
6e4f574b
SD		 148 .has_dvb = 1,
149 .demod_addr = 0x32,
150 .norm = V4L2_STD_NTSC,
151
152 .input = {{
153 .type = CX231XX_VMUX_TELEVISION,
154 .vmux = CX231XX_VIN_3_1,
155 .amux = CX231XX_AMUX_VIDEO,
7ee0a288 156 .gpio = NULL,
6e4f574b
SD		 157 }, {
158 .type = CX231XX_VMUX_COMPOSITE1,
159 .vmux = CX231XX_VIN_2_1,
160 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 161 .gpio = NULL,
6e4f574b
SD		 162 }, {
163 .type = CX231XX_VMUX_SVIDEO,
164 .vmux = CX231XX_VIN_1_1 |
165 (CX231XX_VIN_1_2 << 8) |
166 CX25840_SVIDEO_ON,
167 .amux = CX231XX_AMUX_LINE_IN,
7ee0a288 168 .gpio = NULL,
6e4f574b
SD		 169 }
170 },
171 },
64fbf444
PB		 172 [CX231XX_BOARD_CNXT_RDE_253S] = {
173 .name = "Conexant Hybrid TV - RDE253S",
174 .tuner_type = TUNER_NXP_TDA18271,
175 .tuner_addr = 0x60,
176 .tuner_gpio = RDE250_XCV_TUNER,
177 .tuner_sif_gpio = 0x05,
178 .tuner_scl_gpio = 0x1a,
179 .tuner_sda_gpio = 0x1b,
180 .decoder = CX231XX_AVDECODER,
88806218 181 .output_mode = OUT_MODE_VIP11,
64fbf444
PB		 182 .demod_xfer_mode = 0,
183 .ctl_pin_status_mask = 0xFFFFFFC4,
184 .agc_analog_digital_select_gpio = 0x1c,
185 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 186 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 187 .demod_i2c_master = I2C_2,
64fbf444
PB		 188 .has_dvb = 1,
189 .demod_addr = 0x02,
190 .norm = V4L2_STD_PAL,
191
192 .input = {{
193 .type = CX231XX_VMUX_TELEVISION,
194 .vmux = CX231XX_VIN_3_1,
195 .amux = CX231XX_AMUX_VIDEO,
196 .gpio = NULL,
197 }, {
198 .type = CX231XX_VMUX_COMPOSITE1,
199 .vmux = CX231XX_VIN_2_1,
200 .amux = CX231XX_AMUX_LINE_IN,
201 .gpio = NULL,
202 }, {
203 .type = CX231XX_VMUX_SVIDEO,
204 .vmux = CX231XX_VIN_1_1 |
205 (CX231XX_VIN_1_2 << 8) |
206 CX25840_SVIDEO_ON,
207 .amux = CX231XX_AMUX_LINE_IN,
208 .gpio = NULL,
209 }
210 },
211 },
212
213 [CX231XX_BOARD_CNXT_RDU_253S] = {
214 .name = "Conexant Hybrid TV - RDU253S",
215 .tuner_type = TUNER_NXP_TDA18271,
216 .tuner_addr = 0x60,
217 .tuner_gpio = RDE250_XCV_TUNER,
218 .tuner_sif_gpio = 0x05,
219 .tuner_scl_gpio = 0x1a,
220 .tuner_sda_gpio = 0x1b,
221 .decoder = CX231XX_AVDECODER,
88806218 222 .output_mode = OUT_MODE_VIP11,
64fbf444
PB		 223 .demod_xfer_mode = 0,
224 .ctl_pin_status_mask = 0xFFFFFFC4,
225 .agc_analog_digital_select_gpio = 0x1c,
226 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 227 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 228 .demod_i2c_master = I2C_2,
64fbf444
PB		 229 .has_dvb = 1,
230 .demod_addr = 0x02,
231 .norm = V4L2_STD_PAL,
232
233 .input = {{
234 .type = CX231XX_VMUX_TELEVISION,
235 .vmux = CX231XX_VIN_3_1,
236 .amux = CX231XX_AMUX_VIDEO,
237 .gpio = NULL,
238 }, {
239 .type = CX231XX_VMUX_COMPOSITE1,
240 .vmux = CX231XX_VIN_2_1,
241 .amux = CX231XX_AMUX_LINE_IN,
242 .gpio = NULL,
243 }, {
244 .type = CX231XX_VMUX_SVIDEO,
245 .vmux = CX231XX_VIN_1_1 |
246 (CX231XX_VIN_1_2 << 8) |
247 CX25840_SVIDEO_ON,
248 .amux = CX231XX_AMUX_LINE_IN,
249 .gpio = NULL,
250 }
251 },
252 },
253 [CX231XX_BOARD_CNXT_VIDEO_GRABBER] = {
254 .name = "Conexant VIDEO GRABBER",
9f51259f 255 .tuner_type = TUNER_ABSENT,
64fbf444 256 .decoder = CX231XX_AVDECODER,
88806218 257 .output_mode = OUT_MODE_VIP11,
64fbf444
PB		 258 .ctl_pin_status_mask = 0xFFFFFFC4,
259 .agc_analog_digital_select_gpio = 0x1c,
260 .gpio_pin_status_mask = 0x4001000,
64fbf444 261 .norm = V4L2_STD_PAL,
2f861387
MCC		 262 .no_alt_vanc = 1,
263 .external_av = 1,
b31077a8
HV		 264 /* Actually, it has a 417, but it isn't working correctly.
265 * So set to 0 for now until someone can manage to get this
266 * to work reliably. */
267 .has_417 = 0,
64fbf444
PB		 268
269 .input = {{
270 .type = CX231XX_VMUX_COMPOSITE1,
271 .vmux = CX231XX_VIN_2_1,
272 .amux = CX231XX_AMUX_LINE_IN,
273 .gpio = NULL,
274 }, {
275 .type = CX231XX_VMUX_SVIDEO,
276 .vmux = CX231XX_VIN_1_1 |
277 (CX231XX_VIN_1_2 << 8) |
278 CX25840_SVIDEO_ON,
279 .amux = CX231XX_AMUX_LINE_IN,
280 .gpio = NULL,
64fbf444
PB		 281 }
282 },
283 },
284 [CX231XX_BOARD_CNXT_RDE_250] = {
285 .name = "Conexant Hybrid TV - rde 250",
286 .tuner_type = TUNER_XC5000,
287 .tuner_addr = 0x61,
288 .tuner_gpio = RDE250_XCV_TUNER,
289 .tuner_sif_gpio = 0x05,
290 .tuner_scl_gpio = 0x1a,
291 .tuner_sda_gpio = 0x1b,
292 .decoder = CX231XX_AVDECODER,
88806218 293 .output_mode = OUT_MODE_VIP11,
64fbf444
PB		 294 .demod_xfer_mode = 0,
295 .ctl_pin_status_mask = 0xFFFFFFC4,
296 .agc_analog_digital_select_gpio = 0x0c,
297 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 298 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 299 .demod_i2c_master = I2C_2,
64fbf444
PB		 300 .has_dvb = 1,
301 .demod_addr = 0x02,
302 .norm = V4L2_STD_PAL,
303
304 .input = {{
305 .type = CX231XX_VMUX_TELEVISION,
306 .vmux = CX231XX_VIN_2_1,
307 .amux = CX231XX_AMUX_VIDEO,
308 .gpio = NULL,
309 }
310 },
311 },
312 [CX231XX_BOARD_CNXT_RDU_250] = {
313 .name = "Conexant Hybrid TV - RDU 250",
314 .tuner_type = TUNER_XC5000,
315 .tuner_addr = 0x61,
316 .tuner_gpio = RDE250_XCV_TUNER,
317 .tuner_sif_gpio = 0x05,
318 .tuner_scl_gpio = 0x1a,
319 .tuner_sda_gpio = 0x1b,
320 .decoder = CX231XX_AVDECODER,
88806218 321 .output_mode = OUT_MODE_VIP11,
64fbf444
PB		 322 .demod_xfer_mode = 0,
323 .ctl_pin_status_mask = 0xFFFFFFC4,
324 .agc_analog_digital_select_gpio = 0x0c,
325 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 326 .tuner_i2c_master = I2C_1_MUX_3,
d032ca12 327 .demod_i2c_master = I2C_2,
64fbf444
PB		 328 .has_dvb = 1,
329 .demod_addr = 0x32,
330 .norm = V4L2_STD_NTSC,
331
332 .input = {{
333 .type = CX231XX_VMUX_TELEVISION,
334 .vmux = CX231XX_VIN_2_1,
335 .amux = CX231XX_AMUX_VIDEO,
336 .gpio = NULL,
337 }
338 },
339 },
1a50fdde
MK		 340 [CX231XX_BOARD_HAUPPAUGE_EXETER] = {
341 .name = "Hauppauge EXETER",
342 .tuner_type = TUNER_NXP_TDA18271,
343 .tuner_addr = 0x60,
344 .tuner_gpio = RDE250_XCV_TUNER,
345 .tuner_sif_gpio = 0x05,
346 .tuner_scl_gpio = 0x1a,
347 .tuner_sda_gpio = 0x1b,
348 .decoder = CX231XX_AVDECODER,
88806218 349 .output_mode = OUT_MODE_VIP11,
1a50fdde
MK		 350 .demod_xfer_mode = 0,
351 .ctl_pin_status_mask = 0xFFFFFFC4,
352 .agc_analog_digital_select_gpio = 0x0c,
353 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 354 .tuner_i2c_master = I2C_1_MUX_1,
599bedb7 355 .demod_i2c_master = I2C_1_MUX_1,
1a50fdde
MK		 356 .has_dvb = 1,
357 .demod_addr = 0x0e,
358 .norm = V4L2_STD_NTSC,
359
360 .input = {{
361 .type = CX231XX_VMUX_TELEVISION,
362 .vmux = CX231XX_VIN_3_1,
363 .amux = CX231XX_AMUX_VIDEO,
f72cfd85 364 .gpio = NULL,
1a50fdde
MK		 365 }, {
366 .type = CX231XX_VMUX_COMPOSITE1,
367 .vmux = CX231XX_VIN_2_1,
368 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 369 .gpio = NULL,
1a50fdde
MK		 370 }, {
371 .type = CX231XX_VMUX_SVIDEO,
372 .vmux = CX231XX_VIN_1_1 |
373 (CX231XX_VIN_1_2 << 8) |
374 CX25840_SVIDEO_ON,
375 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 376 .gpio = NULL,
1a50fdde
MK		 377 } },
378 },
4270c3ca
DH		 379 [CX231XX_BOARD_HAUPPAUGE_USBLIVE2] = {
380 .name = "Hauppauge USB Live 2",
381 .tuner_type = TUNER_ABSENT,
382 .decoder = CX231XX_AVDECODER,
88806218 383 .output_mode = OUT_MODE_VIP11,
4270c3ca
DH		 384 .demod_xfer_mode = 0,
385 .ctl_pin_status_mask = 0xFFFFFFC4,
386 .agc_analog_digital_select_gpio = 0x0c,
387 .gpio_pin_status_mask = 0x4001000,
388 .norm = V4L2_STD_NTSC,
2f861387
MCC		 389 .no_alt_vanc = 1,
390 .external_av = 1,
4270c3ca
DH		 391 .input = {{
392 .type = CX231XX_VMUX_COMPOSITE1,
393 .vmux = CX231XX_VIN_2_1,
394 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 395 .gpio = NULL,
4270c3ca
DH		 396 }, {
397 .type = CX231XX_VMUX_SVIDEO,
398 .vmux = CX231XX_VIN_1_1 |
399 (CX231XX_VIN_1_2 << 8) |
400 CX25840_SVIDEO_ON,
401 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 402 .gpio = NULL,
4270c3ca
DH		 403 } },
404 },
eeaaf817
MA		 405 [CX231XX_BOARD_KWORLD_UB430_USB_HYBRID] = {
406 .name = "Kworld UB430 USB Hybrid",
407 .tuner_type = TUNER_NXP_TDA18271,
408 .tuner_addr = 0x60,
409 .decoder = CX231XX_AVDECODER,
410 .output_mode = OUT_MODE_VIP11,
411 .demod_xfer_mode = 0,
412 .ctl_pin_status_mask = 0xFFFFFFC4,
413 .agc_analog_digital_select_gpio = 0x11, /* According with PV cxPolaris.inf file */
414 .tuner_sif_gpio = -1,
415 .tuner_scl_gpio = -1,
416 .tuner_sda_gpio = -1,
417 .gpio_pin_status_mask = 0x4001000,
d032ca12 418 .tuner_i2c_master = I2C_2,
b9ce9dfd 419 .demod_i2c_master = I2C_1_MUX_3,
d032ca12 420 .ir_i2c_master = I2C_2,
eeaaf817
MA		 421 .has_dvb = 1,
422 .demod_addr = 0x10,
423 .norm = V4L2_STD_PAL_M,
424 .input = {{
425 .type = CX231XX_VMUX_TELEVISION,
426 .vmux = CX231XX_VIN_3_1,
427 .amux = CX231XX_AMUX_VIDEO,
428 .gpio = NULL,
429 }, {
430 .type = CX231XX_VMUX_COMPOSITE1,
431 .vmux = CX231XX_VIN_2_1,
432 .amux = CX231XX_AMUX_LINE_IN,
433 .gpio = NULL,
434 }, {
435 .type = CX231XX_VMUX_SVIDEO,
436 .vmux = CX231XX_VIN_1_1 |
437 (CX231XX_VIN_1_2 << 8) |
438 CX25840_SVIDEO_ON,
439 .amux = CX231XX_AMUX_LINE_IN,
440 .gpio = NULL,
441 } },
442 },
8b1255a2
JE		 443 [CX231XX_BOARD_KWORLD_UB445_USB_HYBRID] = {
444 .name = "Kworld UB445 USB Hybrid",
445 .tuner_type = TUNER_NXP_TDA18271,
446 .tuner_addr = 0x60,
447 .decoder = CX231XX_AVDECODER,
448 .output_mode = OUT_MODE_VIP11,
449 .demod_xfer_mode = 0,
450 .ctl_pin_status_mask = 0xFFFFFFC4,
451 .agc_analog_digital_select_gpio = 0x11, /* According with PV cxPolaris.inf file */
452 .tuner_sif_gpio = -1,
453 .tuner_scl_gpio = -1,
454 .tuner_sda_gpio = -1,
455 .gpio_pin_status_mask = 0x4001000,
d032ca12 456 .tuner_i2c_master = I2C_2,
b9ce9dfd 457 .demod_i2c_master = I2C_1_MUX_3,
d032ca12 458 .ir_i2c_master = I2C_2,
8b1255a2
JE		 459 .has_dvb = 1,
460 .demod_addr = 0x10,
461 .norm = V4L2_STD_NTSC_M,
462 .input = {{
463 .type = CX231XX_VMUX_TELEVISION,
464 .vmux = CX231XX_VIN_3_1,
465 .amux = CX231XX_AMUX_VIDEO,
466 .gpio = NULL,
467 }, {
468 .type = CX231XX_VMUX_COMPOSITE1,
469 .vmux = CX231XX_VIN_2_1,
470 .amux = CX231XX_AMUX_LINE_IN,
471 .gpio = NULL,
472 }, {
473 .type = CX231XX_VMUX_SVIDEO,
474 .vmux = CX231XX_VIN_1_1 |
475 (CX231XX_VIN_1_2 << 8) |
476 CX25840_SVIDEO_ON,
477 .amux = CX231XX_AMUX_LINE_IN,
478 .gpio = NULL,
479 } },
480 },
9417bc6d
MCC		 481 [CX231XX_BOARD_PV_PLAYTV_USB_HYBRID] = {
482 .name = "Pixelview PlayTV USB Hybrid",
483 .tuner_type = TUNER_NXP_TDA18271,
484 .tuner_addr = 0x60,
485 .decoder = CX231XX_AVDECODER,
486 .output_mode = OUT_MODE_VIP11,
487 .demod_xfer_mode = 0,
488 .ctl_pin_status_mask = 0xFFFFFFC4,
24b923f0 489 .agc_analog_digital_select_gpio = 0x1c,
9417bc6d
MCC		 490 .tuner_sif_gpio = -1,
491 .tuner_scl_gpio = -1,
492 .tuner_sda_gpio = -1,
493 .gpio_pin_status_mask = 0x4001000,
d032ca12 494 .tuner_i2c_master = I2C_2,
b9ce9dfd 495 .demod_i2c_master = I2C_1_MUX_3,
d032ca12 496 .ir_i2c_master = I2C_2,
788e5d4d 497 .rc_map_name = RC_MAP_PIXELVIEW_002T,
ede676c7 498 .has_dvb = 1,
9417bc6d
MCC		 499 .demod_addr = 0x10,
500 .norm = V4L2_STD_PAL_M,
501 .input = {{
502 .type = CX231XX_VMUX_TELEVISION,
503 .vmux = CX231XX_VIN_3_1,
504 .amux = CX231XX_AMUX_VIDEO,
f72cfd85 505 .gpio = NULL,
9417bc6d
MCC		 506 }, {
507 .type = CX231XX_VMUX_COMPOSITE1,
508 .vmux = CX231XX_VIN_2_1,
509 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 510 .gpio = NULL,
9417bc6d
MCC		 511 }, {
512 .type = CX231XX_VMUX_SVIDEO,
513 .vmux = CX231XX_VIN_1_1 |
514 (CX231XX_VIN_1_2 << 8) |
515 CX25840_SVIDEO_ON,
516 .amux = CX231XX_AMUX_LINE_IN,
f72cfd85 517 .gpio = NULL,
9417bc6d
MCC		 518 } },
519 },
4e105039
MCC		 520 [CX231XX_BOARD_PV_XCAPTURE_USB] = {
521 .name = "Pixelview Xcapture USB",
522 .tuner_type = TUNER_ABSENT,
523 .decoder = CX231XX_AVDECODER,
524 .output_mode = OUT_MODE_VIP11,
525 .demod_xfer_mode = 0,
526 .ctl_pin_status_mask = 0xFFFFFFC4,
527 .agc_analog_digital_select_gpio = 0x0c,
528 .gpio_pin_status_mask = 0x4001000,
529 .norm = V4L2_STD_NTSC,
530 .no_alt_vanc = 1,
531 .external_av = 1,
4e105039
MCC		 532
533 .input = {{
534 .type = CX231XX_VMUX_COMPOSITE1,
535 .vmux = CX231XX_VIN_2_1,
536 .amux = CX231XX_AMUX_LINE_IN,
537 .gpio = NULL,
538 }, {
539 .type = CX231XX_VMUX_SVIDEO,
540 .vmux = CX231XX_VIN_1_1 |
541 (CX231XX_VIN_1_2 << 8) |
542 CX25840_SVIDEO_ON,
543 .amux = CX231XX_AMUX_LINE_IN,
544 .gpio = NULL,
545 }
546 },
547 },
2a7b6a40
IN		 548
549 [CX231XX_BOARD_ICONBIT_U100] = {
550 .name = "Iconbit Analog Stick U100 FM",
551 .tuner_type = TUNER_ABSENT,
552 .decoder = CX231XX_AVDECODER,
553 .output_mode = OUT_MODE_VIP11,
554 .demod_xfer_mode = 0,
555 .ctl_pin_status_mask = 0xFFFFFFC4,
556 .agc_analog_digital_select_gpio = 0x1C,
557 .gpio_pin_status_mask = 0x4001000,
558
559 .input = {{
560 .type = CX231XX_VMUX_COMPOSITE1,
561 .vmux = CX231XX_VIN_2_1,
562 .amux = CX231XX_AMUX_LINE_IN,
563 .gpio = NULL,
564 }, {
565 .type = CX231XX_VMUX_SVIDEO,
566 .vmux = CX231XX_VIN_1_1 |
567 (CX231XX_VIN_1_2 << 8) |
568 CX25840_SVIDEO_ON,
569 .amux = CX231XX_AMUX_LINE_IN,
570 .gpio = NULL,
571 } },
572 },
de8ae0d5
PM		 573 [CX231XX_BOARD_HAUPPAUGE_USB2_FM_PAL] = {
574 .name = "Hauppauge WinTV USB2 FM (PAL)",
575 .tuner_type = TUNER_NXP_TDA18271,
576 .tuner_addr = 0x60,
577 .tuner_gpio = RDE250_XCV_TUNER,
578 .tuner_sif_gpio = 0x05,
579 .tuner_scl_gpio = 0x1a,
580 .tuner_sda_gpio = 0x1b,
581 .decoder = CX231XX_AVDECODER,
582 .output_mode = OUT_MODE_VIP11,
583 .ctl_pin_status_mask = 0xFFFFFFC4,
584 .agc_analog_digital_select_gpio = 0x0c,
585 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 586 .tuner_i2c_master = I2C_1_MUX_3,
de8ae0d5
PM		 587 .norm = V4L2_STD_PAL,
588
589 .input = {{
590 .type = CX231XX_VMUX_TELEVISION,
591 .vmux = CX231XX_VIN_3_1,
592 .amux = CX231XX_AMUX_VIDEO,
593 .gpio = NULL,
594 }, {
595 .type = CX231XX_VMUX_COMPOSITE1,
596 .vmux = CX231XX_VIN_2_1,
597 .amux = CX231XX_AMUX_LINE_IN,
598 .gpio = NULL,
599 }, {
600 .type = CX231XX_VMUX_SVIDEO,
601 .vmux = CX231XX_VIN_1_1 |
602 (CX231XX_VIN_1_2 << 8) |
603 CX25840_SVIDEO_ON,
604 .amux = CX231XX_AMUX_LINE_IN,
605 .gpio = NULL,
606 } },
607 },
608 [CX231XX_BOARD_HAUPPAUGE_USB2_FM_NTSC] = {
609 .name = "Hauppauge WinTV USB2 FM (NTSC)",
610 .tuner_type = TUNER_NXP_TDA18271,
611 .tuner_addr = 0x60,
612 .tuner_gpio = RDE250_XCV_TUNER,
613 .tuner_sif_gpio = 0x05,
614 .tuner_scl_gpio = 0x1a,
615 .tuner_sda_gpio = 0x1b,
616 .decoder = CX231XX_AVDECODER,
617 .output_mode = OUT_MODE_VIP11,
618 .ctl_pin_status_mask = 0xFFFFFFC4,
619 .agc_analog_digital_select_gpio = 0x0c,
620 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 621 .tuner_i2c_master = I2C_1_MUX_3,
de8ae0d5
PM		 622 .norm = V4L2_STD_NTSC,
623
624 .input = {{
625 .type = CX231XX_VMUX_TELEVISION,
626 .vmux = CX231XX_VIN_3_1,
627 .amux = CX231XX_AMUX_VIDEO,
628 .gpio = NULL,
629 }, {
630 .type = CX231XX_VMUX_COMPOSITE1,
631 .vmux = CX231XX_VIN_2_1,
632 .amux = CX231XX_AMUX_LINE_IN,
633 .gpio = NULL,
634 }, {
635 .type = CX231XX_VMUX_SVIDEO,
636 .vmux = CX231XX_VIN_1_1 |
637 (CX231XX_VIN_1_2 << 8) |
638 CX25840_SVIDEO_ON,
639 .amux = CX231XX_AMUX_LINE_IN,
640 .gpio = NULL,
641 } },
642 },
68c97bf3
AH		 643 [CX231XX_BOARD_ELGATO_VIDEO_CAPTURE_V2] = {
644 .name = "Elgato Video Capture V2",
645 .tuner_type = TUNER_ABSENT,
646 .decoder = CX231XX_AVDECODER,
647 .output_mode = OUT_MODE_VIP11,
648 .demod_xfer_mode = 0,
649 .ctl_pin_status_mask = 0xFFFFFFC4,
650 .agc_analog_digital_select_gpio = 0x0c,
651 .gpio_pin_status_mask = 0x4001000,
652 .norm = V4L2_STD_NTSC,
653 .no_alt_vanc = 1,
654 .external_av = 1,
68c97bf3
AH		 655 .input = {{
656 .type = CX231XX_VMUX_COMPOSITE1,
657 .vmux = CX231XX_VIN_2_1,
658 .amux = CX231XX_AMUX_LINE_IN,
659 .gpio = NULL,
660 }, {
661 .type = CX231XX_VMUX_SVIDEO,
662 .vmux = CX231XX_VIN_1_1 |
663 (CX231XX_VIN_1_2 << 8) |
664 CX25840_SVIDEO_ON,
665 .amux = CX231XX_AMUX_LINE_IN,
666 .gpio = NULL,
667 } },
668 },
3ead1ba3
MG		 669 [CX231XX_BOARD_OTG102] = {
670 .name = "Geniatech OTG102",
671 .tuner_type = TUNER_ABSENT,
672 .decoder = CX231XX_AVDECODER,
673 .output_mode = OUT_MODE_VIP11,
674 .ctl_pin_status_mask = 0xFFFFFFC4,
589dadf2 675 .agc_analog_digital_select_gpio = 0x0c,
3ead1ba3
MG		 676 /* According with PV CxPlrCAP.inf file */
677 .gpio_pin_status_mask = 0x4001000,
678 .norm = V4L2_STD_NTSC,
679 .no_alt_vanc = 1,
680 .external_av = 1,
3ead1ba3
MG		 681 /*.has_417 = 1, */
682 /* This board is believed to have a hardware encoding chip
683 * supporting mpeg1/2/4, but as the 417 is apparently not
684 * working for the reference board it is not here either. */
685
686 .input = {{
687 .type = CX231XX_VMUX_COMPOSITE1,
688 .vmux = CX231XX_VIN_2_1,
689 .amux = CX231XX_AMUX_LINE_IN,
690 .gpio = NULL,
691 }, {
692 .type = CX231XX_VMUX_SVIDEO,
693 .vmux = CX231XX_VIN_1_1 |
694 (CX231XX_VIN_1_2 << 8) |
695 CX25840_SVIDEO_ON,
696 .amux = CX231XX_AMUX_LINE_IN,
697 .gpio = NULL,
698 }
699 },
700 },
dd2e7dd2 701 [CX231XX_BOARD_HAUPPAUGE_930C_HD_1113xx] = {
57cbf3ef 702 .name = "Hauppauge WinTV 930C-HD (1113xx) / HVR-900H (111xxx) / PCTV QuatroStick 521e",
dd2e7dd2
MS		 703 .tuner_type = TUNER_NXP_TDA18271,
704 .tuner_addr = 0x60,
705 .tuner_gpio = RDE250_XCV_TUNER,
706 .tuner_sif_gpio = 0x05,
707 .tuner_scl_gpio = 0x1a,
708 .tuner_sda_gpio = 0x1b,
709 .decoder = CX231XX_AVDECODER,
710 .output_mode = OUT_MODE_VIP11,
711 .demod_xfer_mode = 0,
712 .ctl_pin_status_mask = 0xFFFFFFC4,
713 .agc_analog_digital_select_gpio = 0x0c,
714 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 715 .tuner_i2c_master = I2C_1_MUX_3,
599bedb7 716 .demod_i2c_master = I2C_1_MUX_3,
dd2e7dd2
MS		 717 .has_dvb = 1,
718 .demod_addr = 0x0e,
719 .norm = V4L2_STD_PAL,
720
9e49f7c3
MS		 721 .input = {{
722 .type = CX231XX_VMUX_TELEVISION,
723 .vmux = CX231XX_VIN_3_1,
724 .amux = CX231XX_AMUX_VIDEO,
725 .gpio = NULL,
726 }, {
727 .type = CX231XX_VMUX_COMPOSITE1,
728 .vmux = CX231XX_VIN_2_1,
729 .amux = CX231XX_AMUX_LINE_IN,
730 .gpio = NULL,
731 }, {
732 .type = CX231XX_VMUX_SVIDEO,
733 .vmux = CX231XX_VIN_1_1 |
734 (CX231XX_VIN_1_2 << 8) |
735 CX25840_SVIDEO_ON,
736 .amux = CX231XX_AMUX_LINE_IN,
737 .gpio = NULL,
738 } },
739 },
740 [CX231XX_BOARD_HAUPPAUGE_930C_HD_1114xx] = {
8618ac4d 741 .name = "Hauppauge WinTV 930C-HD (1114xx) / HVR-901H (1114xx) / PCTV QuatroStick 522e",
9e49f7c3
MS		 742 .tuner_type = TUNER_ABSENT,
743 .tuner_addr = 0x60,
744 .tuner_gpio = RDE250_XCV_TUNER,
745 .tuner_sif_gpio = 0x05,
746 .tuner_scl_gpio = 0x1a,
747 .tuner_sda_gpio = 0x1b,
748 .decoder = CX231XX_AVDECODER,
749 .output_mode = OUT_MODE_VIP11,
750 .demod_xfer_mode = 0,
751 .ctl_pin_status_mask = 0xFFFFFFC4,
752 .agc_analog_digital_select_gpio = 0x0c,
753 .gpio_pin_status_mask = 0x4001000,
b9ce9dfd 754 .tuner_i2c_master = I2C_1_MUX_3,
599bedb7 755 .demod_i2c_master = I2C_1_MUX_3,
9e49f7c3
MS		 756 .has_dvb = 1,
757 .demod_addr = 0x0e,
758 .norm = V4L2_STD_PAL,
759
809abdbf
OS		 760 .input = {{
761 .type = CX231XX_VMUX_TELEVISION,
762 .vmux = CX231XX_VIN_3_1,
763 .amux = CX231XX_AMUX_VIDEO,
764 .gpio = NULL,
765 }, {
766 .type = CX231XX_VMUX_COMPOSITE1,
767 .vmux = CX231XX_VIN_2_1,
768 .amux = CX231XX_AMUX_LINE_IN,
769 .gpio = NULL,
770 }, {
771 .type = CX231XX_VMUX_SVIDEO,
772 .vmux = CX231XX_VIN_1_1 |
773 (CX231XX_VIN_1_2 << 8) |
774 CX25840_SVIDEO_ON,
775 .amux = CX231XX_AMUX_LINE_IN,
776 .gpio = NULL,
777 } },
778 },
779 [CX231XX_BOARD_HAUPPAUGE_955Q] = {
780 .name = "Hauppauge WinTV-HVR-955Q (111401)",
781 .tuner_type = TUNER_ABSENT,
782 .tuner_addr = 0x60,
783 .tuner_gpio = RDE250_XCV_TUNER,
784 .tuner_sif_gpio = 0x05,
785 .tuner_scl_gpio = 0x1a,
786 .tuner_sda_gpio = 0x1b,
787 .decoder = CX231XX_AVDECODER,
788 .output_mode = OUT_MODE_VIP11,
789 .demod_xfer_mode = 0,
790 .ctl_pin_status_mask = 0xFFFFFFC4,
791 .agc_analog_digital_select_gpio = 0x0c,
792 .gpio_pin_status_mask = 0x4001000,
793 .tuner_i2c_master = I2C_1_MUX_3,
599bedb7 794 .demod_i2c_master = I2C_1_MUX_3,
809abdbf
OS		 795 .has_dvb = 1,
796 .demod_addr = 0x0e,
797 .norm = V4L2_STD_NTSC,
798
dd2e7dd2
MS		 799 .input = {{
800 .type = CX231XX_VMUX_TELEVISION,
801 .vmux = CX231XX_VIN_3_1,
802 .amux = CX231XX_AMUX_VIDEO,
803 .gpio = NULL,
804 }, {
805 .type = CX231XX_VMUX_COMPOSITE1,
806 .vmux = CX231XX_VIN_2_1,
807 .amux = CX231XX_AMUX_LINE_IN,
808 .gpio = NULL,
809 }, {
810 .type = CX231XX_VMUX_SVIDEO,
811 .vmux = CX231XX_VIN_1_1 |
812 (CX231XX_VIN_1_2 << 8) |
813 CX25840_SVIDEO_ON,
814 .amux = CX231XX_AMUX_LINE_IN,
815 .gpio = NULL,
816 } },
817 },
eee1d06d
TR		 818 [CX231XX_BOARD_TERRATEC_GRABBY] = {
819 .name = "Terratec Grabby",
820 .tuner_type = TUNER_ABSENT,
821 .decoder = CX231XX_AVDECODER,
822 .output_mode = OUT_MODE_VIP11,
823 .demod_xfer_mode = 0,
824 .ctl_pin_status_mask = 0xFFFFFFC4,
825 .agc_analog_digital_select_gpio = 0x0c,
826 .gpio_pin_status_mask = 0x4001000,
827 .norm = V4L2_STD_PAL,
828 .no_alt_vanc = 1,
829 .external_av = 1,
830 .input = {{
831 .type = CX231XX_VMUX_COMPOSITE1,
832 .vmux = CX231XX_VIN_2_1,
833 .amux = CX231XX_AMUX_LINE_IN,
834 .gpio = NULL,
835 }, {
836 .type = CX231XX_VMUX_SVIDEO,
837 .vmux = CX231XX_VIN_1_1 |
838 (CX231XX_VIN_1_2 << 8) |
839 CX25840_SVIDEO_ON,
840 .amux = CX231XX_AMUX_LINE_IN,
841 .gpio = NULL,
842 } },
843 },
a096fd64
OK		 844 [CX231XX_BOARD_EVROMEDIA_FULL_HYBRID_FULLHD] = {
845 .name = "Evromedia USB Full Hybrid Full HD",
846 .tuner_type = TUNER_ABSENT,
847 .demod_addr = 0x64, /* 0xc8 >> 1 */
848 .demod_i2c_master = I2C_1_MUX_3,
849 .has_dvb = 1,
850 .ir_i2c_master = I2C_0,
851 .norm = V4L2_STD_PAL,
852 .output_mode = OUT_MODE_VIP11,
853 .tuner_addr = 0x60, /* 0xc0 >> 1 */
854 .tuner_i2c_master = I2C_2,
855 .input = {{
856 .type = CX231XX_VMUX_TELEVISION,
857 .vmux = 0,
858 .amux = CX231XX_AMUX_VIDEO,
859 }, {
860 .type = CX231XX_VMUX_COMPOSITE1,
861 .vmux = CX231XX_VIN_2_1,
862 .amux = CX231XX_AMUX_LINE_IN,
863 }, {
864 .type = CX231XX_VMUX_SVIDEO,
865 .vmux = CX231XX_VIN_1_1 |
866 (CX231XX_VIN_1_2 << 8) |
867 CX25840_SVIDEO_ON,
868 .amux = CX231XX_AMUX_LINE_IN,
869 } },
870 },
e0d3bafd
SD		 871};
872const unsigned int cx231xx_bcount = ARRAY_SIZE(cx231xx_boards);
873
874/* table of devices that work with this driver */
84b5dbf3 875struct usb_device_id cx231xx_id_table[] = {
dad4c418
LM		 876 {USB_DEVICE(0x1D19, 0x6109),
877 .driver_info = CX231XX_BOARD_PV_XCAPTURE_USB},
ed559edf 878 {USB_DEVICE(0x0572, 0x5A3C),
84b5dbf3
MCC		 879 .driver_info = CX231XX_BOARD_UNKNOWN},
880 {USB_DEVICE(0x0572, 0x58A2),
64fbf444 881 .driver_info = CX231XX_BOARD_CNXT_CARRAERA},
ed559edf 882 {USB_DEVICE(0x0572, 0x58A1),
64fbf444
PB		 883 .driver_info = CX231XX_BOARD_CNXT_SHELBY},
884 {USB_DEVICE(0x0572, 0x58A4),
885 .driver_info = CX231XX_BOARD_CNXT_RDE_253S},
886 {USB_DEVICE(0x0572, 0x58A5),
887 .driver_info = CX231XX_BOARD_CNXT_RDU_253S},
888 {USB_DEVICE(0x0572, 0x58A6),
889 .driver_info = CX231XX_BOARD_CNXT_VIDEO_GRABBER},
890 {USB_DEVICE(0x0572, 0x589E),
891 .driver_info = CX231XX_BOARD_CNXT_RDE_250},
892 {USB_DEVICE(0x0572, 0x58A0),
84b5dbf3 893 .driver_info = CX231XX_BOARD_CNXT_RDU_250},
de8ae0d5
PM		 894 {USB_DEVICE(0x2040, 0xb110),
895 .driver_info = CX231XX_BOARD_HAUPPAUGE_USB2_FM_PAL},
896 {USB_DEVICE(0x2040, 0xb111),
897 .driver_info = CX231XX_BOARD_HAUPPAUGE_USB2_FM_NTSC},
1a50fdde
MK		 898 {USB_DEVICE(0x2040, 0xb120),
899 .driver_info = CX231XX_BOARD_HAUPPAUGE_EXETER},
809abdbf
OS		 900 {USB_DEVICE(0x2040, 0xb123),
901 .driver_info = CX231XX_BOARD_HAUPPAUGE_955Q},
dd2e7dd2
MS		 902 {USB_DEVICE(0x2040, 0xb130),
903 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1113xx},
9e49f7c3
MS		 904 {USB_DEVICE(0x2040, 0xb131),
905 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1114xx},
57cbf3ef
MS		 906 /* Hauppauge WinTV-HVR-900-H */
907 {USB_DEVICE(0x2040, 0xb138),
908 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1113xx},
8618ac4d
MS		 909 /* Hauppauge WinTV-HVR-901-H */
910 {USB_DEVICE(0x2040, 0xb139),
911 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1114xx},
d78148fb
DH		 912 {USB_DEVICE(0x2040, 0xb140),
913 .driver_info = CX231XX_BOARD_HAUPPAUGE_EXETER},
4270c3ca
DH		 914 {USB_DEVICE(0x2040, 0xc200),
915 .driver_info = CX231XX_BOARD_HAUPPAUGE_USBLIVE2},
a141a887
MS		 916 /* PCTV QuatroStick 521e */
917 {USB_DEVICE(0x2013, 0x0259),
918 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1113xx},
140a7987
MS		 919 /* PCTV QuatroStick 522e */
920 {USB_DEVICE(0x2013, 0x025e),
921 .driver_info = CX231XX_BOARD_HAUPPAUGE_930C_HD_1114xx},
9417bc6d
MCC		 922 {USB_DEVICE_VER(USB_VID_PIXELVIEW, USB_PID_PIXELVIEW_SBTVD, 0x4000, 0x4001),
923 .driver_info = CX231XX_BOARD_PV_PLAYTV_USB_HYBRID},
4e105039
MCC		 924 {USB_DEVICE(USB_VID_PIXELVIEW, 0x5014),
925 .driver_info = CX231XX_BOARD_PV_XCAPTURE_USB},
eeaaf817
MA		 926 {USB_DEVICE(0x1b80, 0xe424),
927 .driver_info = CX231XX_BOARD_KWORLD_UB430_USB_HYBRID},
8b1255a2
JE		 928 {USB_DEVICE(0x1b80, 0xe421),
929 .driver_info = CX231XX_BOARD_KWORLD_UB445_USB_HYBRID},
2a7b6a40
IN		 930 {USB_DEVICE(0x1f4d, 0x0237),
931 .driver_info = CX231XX_BOARD_ICONBIT_U100},
68c97bf3
AH		 932 {USB_DEVICE(0x0fd9, 0x0037),
933 .driver_info = CX231XX_BOARD_ELGATO_VIDEO_CAPTURE_V2},
3ead1ba3
MG		 934 {USB_DEVICE(0x1f4d, 0x0102),
935 .driver_info = CX231XX_BOARD_OTG102},
eee1d06d
TR		 936 {USB_DEVICE(USB_VID_TERRATEC, 0x00a6),
937 .driver_info = CX231XX_BOARD_TERRATEC_GRABBY},
a096fd64
OK		 938 {USB_DEVICE(0x1b80, 0xd3b2),
939 .driver_info = CX231XX_BOARD_EVROMEDIA_FULL_HYBRID_FULLHD},
84b5dbf3 940 {},
e0d3bafd 941};
84b5dbf3 942
e0d3bafd
SD		 943MODULE_DEVICE_TABLE(usb, cx231xx_id_table);
944
945/* cx231xx_tuner_callback
946 * will be used to reset XC5000 tuner using GPIO pin
947 */
948
949int cx231xx_tuner_callback(void *ptr, int component, int command, int arg)
950{
951 int rc = 0;
952 struct cx231xx *dev = ptr;
953
84b5dbf3
MCC		 954 if (dev->tuner_type == TUNER_XC5000) {
955 if (command == XC5000_TUNER_RESET) {
336fea92 956 dev_dbg(dev->dev,
b7085c08
MCC		 957 "Tuner CB: RESET: cmd %d : tuner type %d\n",
958 command, dev->tuner_type);
84b5dbf3
MCC		 959 cx231xx_set_gpio_value(dev, dev->board.tuner_gpio->bit,
960 1);
961 msleep(10);
962 cx231xx_set_gpio_value(dev, dev->board.tuner_gpio->bit,
963 0);
964 msleep(330);
965 cx231xx_set_gpio_value(dev, dev->board.tuner_gpio->bit,
966 1);
967 msleep(10);
968 }
55fa288d
MCC		 969 } else if (dev->tuner_type == TUNER_NXP_TDA18271) {
970 switch (command) {
971 case TDA18271_CALLBACK_CMD_AGC_ENABLE:
972 if (dev->model == CX231XX_BOARD_PV_PLAYTV_USB_HYBRID)
973 rc = cx231xx_set_agc_analog_digital_mux_select(dev, arg);
974 break;
975 default:
976 rc = -EINVAL;
977 break;
978 }
84b5dbf3 979 }
e0d3bafd
SD		 980 return rc;
981}
982EXPORT_SYMBOL_GPL(cx231xx_tuner_callback);
983
d4c06133 984static void cx231xx_reset_out(struct cx231xx *dev)
64fbf444
PB		 985{
986 cx231xx_set_gpio_value(dev, CX23417_RESET, 1);
987 msleep(200);
988 cx231xx_set_gpio_value(dev, CX23417_RESET, 0);
989 msleep(200);
990 cx231xx_set_gpio_value(dev, CX23417_RESET, 1);
991}
d4c06133
MCC		 992
993static void cx231xx_enable_OSC(struct cx231xx *dev)
64fbf444
PB		 994{
995 cx231xx_set_gpio_value(dev, CX23417_OSC_EN, 1);
996}
d4c06133
MCC		 997
998static void cx231xx_sleep_s5h1432(struct cx231xx *dev)
64fbf444
PB		 999{
1000 cx231xx_set_gpio_value(dev, SLEEP_S5H1432, 0);
1001}
1002
b9255176 1003static inline void cx231xx_set_model(struct cx231xx *dev)
e0d3bafd 1004{
3724dde9 1005 dev->board = cx231xx_boards[dev->model];
e0d3bafd
SD		 1006}
1007
1008/* Since cx231xx_pre_card_setup() requires a proper dev->model,
1009 * this won't work for boards with generic PCI IDs
1010 */
1011void cx231xx_pre_card_setup(struct cx231xx *dev)
1012{
336fea92 1013 dev_info(dev->dev, "Identified as %s (card=%d)\n",
ed0e3729 1014 dev->board.name, dev->model);
e0d3bafd 1015
6e4f574b 1016 /* set the direction for GPIO pins */
c10469c6
MCC		 1017 if (dev->board.tuner_gpio) {
1018 cx231xx_set_gpio_direction(dev, dev->board.tuner_gpio->bit, 1);
1019 cx231xx_set_gpio_value(dev, dev->board.tuner_gpio->bit, 1);
78bb6df6
MCC		 1020 }
1021 if (dev->board.tuner_sif_gpio >= 0)
c10469c6 1022 cx231xx_set_gpio_direction(dev, dev->board.tuner_sif_gpio, 1);
e0d3bafd 1023
78bb6df6 1024 /* request some modules if any required */
e0d3bafd 1025
84b5dbf3 1026 /* set the mode to Analog mode initially */
e0d3bafd
SD		 1027 cx231xx_set_mode(dev, CX231XX_ANALOG_MODE);
1028
1029 /* Unlock device */
1030 /* cx231xx_set_mode(dev, CX231XX_SUSPEND); */
1031
1032}
1033
e0d3bafd
SD		 1034static void cx231xx_config_tuner(struct cx231xx *dev)
1035{
84b5dbf3
MCC		 1036 struct tuner_setup tun_setup;
1037 struct v4l2_frequency f;
e0d3bafd
SD		 1038
1039 if (dev->tuner_type == TUNER_ABSENT)
1040 return;
1041
1042 tun_setup.mode_mask = T_ANALOG_TV | T_RADIO;
1043 tun_setup.type = dev->tuner_type;
1044 tun_setup.addr = dev->tuner_addr;
1045 tun_setup.tuner_callback = cx231xx_tuner_callback;
1046
b1196126
SD		 1047 tuner_call(dev, tuner, s_type_addr, &tun_setup);
1048
e0d3bafd 1049#if 0
84b5dbf3 1050 if (tun_setup.type == TUNER_XC5000) {
e0d3bafd
SD		 1051 static struct xc2028_ctrl ctrl = {
1052 .fname = XC5000_DEFAULT_FIRMWARE,
1053 .max_len = 64,
84b5dbf3 1054 .demod = 0;
e0d3bafd
SD		 1055 };
1056 struct v4l2_priv_tun_config cfg = {
1057 .tuner = dev->tuner_type,
1058 .priv = &ctrl,
1059 };
b1196126 1060 tuner_call(dev, tuner, s_config, &cfg);
e0d3bafd
SD		 1061 }
1062#endif
e0d3bafd
SD		 1063 /* configure tuner */
1064 f.tuner = 0;
1065 f.type = V4L2_TUNER_ANALOG_TV;
84b5dbf3 1066 f.frequency = 9076; /* just a magic number */
e0d3bafd 1067 dev->ctl_freq = f.frequency;
b1196126 1068 call_all(dev, tuner, s_frequency, &f);
e0d3bafd 1069
b1196126 1070}
e0d3bafd 1071
9c672890
MS		 1072static int read_eeprom(struct cx231xx *dev, struct i2c_client *client,
1073 u8 *eedata, int len)
dd2e7dd2
MS		 1074{
1075 int ret = 0;
dd2e7dd2
MS		 1076 u8 start_offset = 0;
1077 int len_todo = len;
1078 u8 *eedata_cur = eedata;
1079 int i;
9c672890 1080 struct i2c_msg msg_write = { .addr = client->addr, .flags = 0,
dd2e7dd2 1081 .buf = &start_offset, .len = 1 };
9c672890 1082 struct i2c_msg msg_read = { .addr = client->addr, .flags = I2C_M_RD };
dd2e7dd2
MS		 1083
1084 /* start reading at offset 0 */
9c672890 1085 ret = i2c_transfer(client->adapter, &msg_write, 1);
1f97947c 1086 if (ret < 0) {
336fea92 1087 dev_err(dev->dev, "Can't read eeprom\n");
1f97947c
MCC		 1088 return ret;
1089 }
dd2e7dd2
MS		 1090
1091 while (len_todo > 0) {
1092 msg_read.len = (len_todo > 64) ? 64 : len_todo;
1093 msg_read.buf = eedata_cur;
1094
9c672890 1095 ret = i2c_transfer(client->adapter, &msg_read, 1);
1f97947c 1096 if (ret < 0) {
336fea92 1097 dev_err(dev->dev, "Can't read eeprom\n");
1f97947c
MCC		 1098 return ret;
1099 }
dd2e7dd2
MS		 1100 eedata_cur += msg_read.len;
1101 len_todo -= msg_read.len;
1102 }
1103
dd2e7dd2 1104 for (i = 0; i + 15 < len; i += 16)
336fea92 1105 dev_dbg(dev->dev, "i2c eeprom %02x: %*ph\n",
b7085c08 1106 i, 16, &eedata[i]);
dd2e7dd2
MS		 1107
1108 return 0;
1109}
1110
e0d3bafd
SD		 1111void cx231xx_card_setup(struct cx231xx *dev)
1112{
b1196126 1113
e0d3bafd
SD		 1114 cx231xx_set_model(dev);
1115
1116 dev->tuner_type = cx231xx_boards[dev->model].tuner_type;
1117 if (cx231xx_boards[dev->model].tuner_addr)
1118 dev->tuner_addr = cx231xx_boards[dev->model].tuner_addr;
1119
e0d3bafd 1120 /* request some modules */
84b5dbf3 1121 if (dev->board.decoder == CX231XX_AVDECODER) {
e6574f2f 1122 dev->sd_cx25840 = v4l2_i2c_new_subdev(&dev->v4l2_dev,
c3c3f1ae 1123 cx231xx_get_i2c_adap(dev, I2C_0),
9a1f8b34 1124 "cx25840", 0x88 >> 1, NULL);
b1196126 1125 if (dev->sd_cx25840 == NULL)
336fea92 1126 dev_err(dev->dev,
b7085c08 1127 "cx25840 subdev registration failure\n");
cc26b076 1128 cx25840_call(dev, core, load_fw);
b1196126 1129
84b5dbf3 1130 }
b1196126 1131
e3e0aaaa
DH		 1132 /* Initialize the tuner */
1133 if (dev->board.tuner_type != TUNER_ABSENT) {
c3c3f1ae
MS		 1134 struct i2c_adapter *tuner_i2c = cx231xx_get_i2c_adap(dev,
1135 dev->board.tuner_i2c_master);
e3e0aaaa 1136 dev->sd_tuner = v4l2_i2c_new_subdev(&dev->v4l2_dev,
c3c3f1ae 1137 tuner_i2c,
9a1f8b34 1138 "tuner",
e3e0aaaa
DH		 1139 dev->tuner_addr, NULL);
1140 if (dev->sd_tuner == NULL)
336fea92 1141 dev_err(dev->dev,
b7085c08 1142 "tuner subdev registration failure\n");
e3e0aaaa 1143 else
64fbf444 1144 cx231xx_config_tuner(dev);
84b5dbf3 1145 }
dd2e7dd2
MS		 1146
1147 switch (dev->model) {
1148 case CX231XX_BOARD_HAUPPAUGE_930C_HD_1113xx:
9e49f7c3 1149 case CX231XX_BOARD_HAUPPAUGE_930C_HD_1114xx:
809abdbf 1150 case CX231XX_BOARD_HAUPPAUGE_955Q:
dd2e7dd2 1151 {
7f3c2e1d
HV		 1152 struct eeprom {
1153 struct tveeprom tvee;
1154 u8 eeprom[256];
1155 struct i2c_client client;
1156 };
1157 struct eeprom *e = kzalloc(sizeof(*e), GFP_KERNEL);
1158
1159 if (e == NULL) {
1160 dev_err(dev->dev,
1161 "failed to allocate memory to read eeprom\n");
1162 break;
1163 }
1164 e->client.adapter = cx231xx_get_i2c_adap(dev, I2C_1_MUX_1);
1165 e->client.addr = 0xa0 >> 1;
dd2e7dd2 1166
7f3c2e1d
HV		 1167 read_eeprom(dev, &e->client, e->eeprom, sizeof(e->eeprom));
1168 tveeprom_hauppauge_analog(&e->client,
1169 &e->tvee, e->eeprom + 0xc0);
1170 kfree(e);
dd2e7dd2
MS		 1171 break;
1172 }
1173 }
1174
e0d3bafd
SD		 1175}
1176
e0d3bafd
SD		 1177/*
1178 * cx231xx_config()
1179 * inits registers with sane defaults
1180 */
1181int cx231xx_config(struct cx231xx *dev)
1182{
84b5dbf3 1183 /* TBD need to add cx231xx specific code */
e0d3bafd
SD		 1184
1185 return 0;
1186}
1187
1188/*
1189 * cx231xx_config_i2c()
1190 * configure i2c attached devices
1191 */
1192void cx231xx_config_i2c(struct cx231xx *dev)
1193{
5325b427 1194 /* u32 input = INPUT(dev->video_input)->vmux; */
e0d3bafd 1195
b1196126 1196 call_all(dev, video, s_stream, 1);
e0d3bafd
SD		 1197}
1198
1d058bdc
MCC		 1199static void cx231xx_unregister_media_device(struct cx231xx *dev)
1200{
1201#ifdef CONFIG_MEDIA_CONTROLLER
1202 if (dev->media_dev) {
1203 media_device_unregister(dev->media_dev);
9832e155 1204 media_device_cleanup(dev->media_dev);
1d058bdc
MCC		 1205 kfree(dev->media_dev);
1206 dev->media_dev = NULL;
1207 }
1208#endif
1209}
1210
e0d3bafd
SD		 1211/*
1212 * cx231xx_realease_resources()
1213 * unregisters the v4l2,i2c and usb devices
1214 * called when the device gets disconected or at module unload
1215*/
1216void cx231xx_release_resources(struct cx231xx *dev)
1217{
3c59bb47
MCC		 1218 cx231xx_ir_exit(dev);
1219
e0d3bafd
SD		 1220 cx231xx_release_analog_resources(dev);
1221
84b5dbf3 1222 cx231xx_remove_from_devlist(dev);
e0d3bafd 1223
9ab66912 1224 /* Release I2C buses */
84b5dbf3 1225 cx231xx_dev_uninit(dev);
e0d3bafd 1226
7528cd27
MCC		 1227 /* delete v4l2 device */
1228 v4l2_device_unregister(&dev->v4l2_dev);
9ab66912 1229
ab232e46
MCC		 1230 cx231xx_unregister_media_device(dev);
1231
e0d3bafd
SD		 1232 usb_put_dev(dev->udev);
1233
1234 /* Mark device as unused */
db702a7a 1235 clear_bit(dev->devno, &cx231xx_devused);
e0d3bafd
SD		 1236}
1237
9f806795 1238static int cx231xx_media_device_init(struct cx231xx *dev,
9832e155 1239 struct usb_device *udev)
1d058bdc
MCC		 1240{
1241#ifdef CONFIG_MEDIA_CONTROLLER
1242 struct media_device *mdev;
1d058bdc 1243
6cf5dad1 1244 mdev = kzalloc(sizeof(*mdev), GFP_KERNEL);
1d058bdc 1245 if (!mdev)
9f806795 1246 return -ENOMEM;
1d058bdc 1247
6cf5dad1
MCC		 1248 media_device_usb_init(mdev, udev, dev->board.name);
1249
1d058bdc
MCC		 1250 dev->media_dev = mdev;
1251#endif
9f806795 1252 return 0;
1d058bdc
MCC		 1253}
1254
e0d3bafd
SD		 1255/*
1256 * cx231xx_init_dev()
1257 * allocates and inits the device structs, registers i2c bus and v4l device
1258 */
15cb6af8 1259static int cx231xx_init_dev(struct cx231xx *dev, struct usb_device *udev,
84b5dbf3 1260 int minor)
e0d3bafd 1261{
e0d3bafd 1262 int retval = -ENOMEM;
e0d3bafd
SD		 1263 unsigned int maxh, maxw;
1264
1265 dev->udev = udev;
1266 mutex_init(&dev->lock);
1267 mutex_init(&dev->ctrl_urb_lock);
84b5dbf3 1268 mutex_init(&dev->gpio_i2c_lock);
64fbf444 1269 mutex_init(&dev->i2c_lock);
e0d3bafd 1270
84b5dbf3
MCC		 1271 spin_lock_init(&dev->video_mode.slock);
1272 spin_lock_init(&dev->vbi_mode.slock);
1273 spin_lock_init(&dev->sliced_cc_mode.slock);
e0d3bafd
SD		 1274
1275 init_waitqueue_head(&dev->open);
1276 init_waitqueue_head(&dev->wait_frame);
1277 init_waitqueue_head(&dev->wait_stream);
1278
84b5dbf3
MCC		 1279 dev->cx231xx_read_ctrl_reg = cx231xx_read_ctrl_reg;
1280 dev->cx231xx_write_ctrl_reg = cx231xx_write_ctrl_reg;
1281 dev->cx231xx_send_usb_command = cx231xx_send_usb_command;
1282 dev->cx231xx_gpio_i2c_read = cx231xx_gpio_i2c_read;
1283 dev->cx231xx_gpio_i2c_write = cx231xx_gpio_i2c_write;
e0d3bafd 1284
84b5dbf3 1285 /* Query cx231xx to find what pcb config it is related to */
52841e5e
MCC		 1286 retval = initialize_cx231xx(dev);
1287 if (retval < 0) {
336fea92 1288 dev_err(dev->dev, "Failed to read PCB config\n");
52841e5e
MCC		 1289 return retval;
1290 }
e0d3bafd 1291
64fbf444
PB		 1292 /*To workaround error number=-71 on EP0 for VideoGrabber,
1293 need set alt here.*/
4270c3ca
DH		 1294 if (dev->model == CX231XX_BOARD_CNXT_VIDEO_GRABBER ||
1295 dev->model == CX231XX_BOARD_HAUPPAUGE_USBLIVE2) {
64fbf444
PB		 1296 cx231xx_set_alt_setting(dev, INDEX_VIDEO, 3);
1297 cx231xx_set_alt_setting(dev, INDEX_VANC, 1);
1298 }
84b5dbf3 1299 /* Cx231xx pre card setup */
e0d3bafd
SD		 1300 cx231xx_pre_card_setup(dev);
1301
256d013a
AK		 1302 retval = cx231xx_config(dev);
1303 if (retval) {
336fea92 1304 dev_err(dev->dev, "error configuring device\n");
e0d3bafd
SD		 1305 return -ENOMEM;
1306 }
1307
84b5dbf3 1308 /* set default norm */
e0d3bafd
SD		 1309 dev->norm = dev->board.norm;
1310
1311 /* register i2c bus */
256d013a
AK		 1312 retval = cx231xx_dev_init(dev);
1313 if (retval) {
336fea92 1314 dev_err(dev->dev,
b7085c08
MCC		 1315 "%s: cx231xx_i2c_register - errCode [%d]!\n",
1316 __func__, retval);
256d013a 1317 goto err_dev_init;
e0d3bafd
SD		 1318 }
1319
1320 /* Do board specific init */
1321 cx231xx_card_setup(dev);
1322
1323 /* configure the device */
1324 cx231xx_config_i2c(dev);
1325
1326 maxw = norm_maxw(dev);
1327 maxh = norm_maxh(dev);
1328
1329 /* set default image size */
1330 dev->width = maxw;
1331 dev->height = maxh;
1332 dev->interlaced = 0;
e0d3bafd
SD		 1333 dev->video_input = 0;
1334
256d013a
AK		 1335 retval = cx231xx_config(dev);
1336 if (retval) {
336fea92
MCC		 1337 dev_err(dev->dev, "%s: cx231xx_config - errCode [%d]!\n",
1338 __func__, retval);
256d013a 1339 goto err_dev_init;
e0d3bafd
SD		 1340 }
1341
1342 /* init video dma queues */
1343 INIT_LIST_HEAD(&dev->video_mode.vidq.active);
1344 INIT_LIST_HEAD(&dev->video_mode.vidq.queued);
1345
84b5dbf3 1346 /* init vbi dma queues */
e0d3bafd
SD		 1347 INIT_LIST_HEAD(&dev->vbi_mode.vidq.active);
1348 INIT_LIST_HEAD(&dev->vbi_mode.vidq.queued);
1349
1350 /* Reset other chips required if they are tied up with GPIO pins */
84b5dbf3 1351 cx231xx_add_into_devlist(dev);
e0d3bafd 1352
2f861387 1353 if (dev->board.has_417) {
336fea92 1354 dev_info(dev->dev, "attach 417 %d\n", dev->model);
64fbf444 1355 if (cx231xx_417_register(dev) < 0) {
336fea92 1356 dev_err(dev->dev,
64fbf444 1357 "%s() Failed to register 417 on VID_B\n",
3b795d01 1358 __func__);
64fbf444
PB		 1359 }
1360 }
1361
e0d3bafd 1362 retval = cx231xx_register_analog_devices(dev);
1d058bdc 1363 if (retval)
256d013a 1364 goto err_analog;
e0d3bafd 1365
9ab66912
MCC		 1366 cx231xx_ir_init(dev);
1367
e0d3bafd
SD		 1368 cx231xx_init_extension(dev);
1369
1370 return 0;
256d013a 1371err_analog:
1d058bdc
MCC		 1372 cx231xx_unregister_media_device(dev);
1373 cx231xx_release_analog_resources(dev);
256d013a
AK		 1374 cx231xx_remove_from_devlist(dev);
1375err_dev_init:
1376 cx231xx_dev_uninit(dev);
1377 return retval;
e0d3bafd
SD		 1378}
1379
1380#if defined(CONFIG_MODULES) && defined(MODULE)
1381static void request_module_async(struct work_struct *work)
1382{
1383 struct cx231xx *dev = container_of(work,
84b5dbf3 1384 struct cx231xx, request_module_wk);
e0d3bafd
SD		 1385
1386 if (dev->has_alsa_audio)
1387 request_module("cx231xx-alsa");
1388
1389 if (dev->board.has_dvb)
1390 request_module("cx231xx-dvb");
1391
1392}
1393
1394static void request_modules(struct cx231xx *dev)
1395{
1396 INIT_WORK(&dev->request_module_wk, request_module_async);
1397 schedule_work(&dev->request_module_wk);
1398}
707bcf32
TH		 1399
1400static void flush_request_modules(struct cx231xx *dev)
1401{
43829731 1402 flush_work(&dev->request_module_wk);
707bcf32 1403}
e0d3bafd
SD		 1404#else
1405#define request_modules(dev)
707bcf32 1406#define flush_request_modules(dev)
e0d3bafd
SD		 1407#endif /* CONFIG_MODULES */
1408
4d2a7d35
MCC		 1409static int cx231xx_init_v4l2(struct cx231xx *dev,
1410 struct usb_device *udev,
1411 struct usb_interface *interface,
1412 int isoc_pipe)
1413{
1414 struct usb_interface *uif;
1415 int i, idx;
1416
1417 /* Video Init */
1418
1419 /* compute alternate max packet sizes for video */
1420 idx = dev->current_pcb_config.hs_config_info[0].interface_info.video_index + 1;
1421 if (idx >= dev->max_iad_interface_count) {
336fea92 1422 dev_err(dev->dev,
b7085c08 1423 "Video PCB interface #%d doesn't exist\n", idx);
4d2a7d35
MCC		 1424 return -ENODEV;
1425 }
1426
1427 uif = udev->actconfig->interface[idx];
1428
1429 dev->video_mode.end_point_addr = uif->altsetting[0].endpoint[isoc_pipe].desc.bEndpointAddress;
1430 dev->video_mode.num_alt = uif->num_altsetting;
1431
336fea92 1432 dev_info(dev->dev,
b7085c08
MCC		 1433 "video EndPoint Addr 0x%x, Alternate settings: %i\n",
1434 dev->video_mode.end_point_addr,
1435 dev->video_mode.num_alt);
4d2a7d35
MCC		 1436
1437 dev->video_mode.alt_max_pkt_size = devm_kmalloc_array(&udev->dev, 32, dev->video_mode.num_alt, GFP_KERNEL);
ed0e3729 1438 if (dev->video_mode.alt_max_pkt_size == NULL)
4d2a7d35 1439 return -ENOMEM;
4d2a7d35
MCC		 1440
1441 for (i = 0; i < dev->video_mode.num_alt; i++) {
1442 u16 tmp = le16_to_cpu(uif->altsetting[i].endpoint[isoc_pipe].desc.wMaxPacketSize);
1443 dev->video_mode.alt_max_pkt_size[i] = (tmp & 0x07ff) * (((tmp & 0x1800) >> 11) + 1);
336fea92 1444 dev_dbg(dev->dev,
b7085c08
MCC		 1445 "Alternate setting %i, max size= %i\n", i,
1446 dev->video_mode.alt_max_pkt_size[i]);
4d2a7d35
MCC		 1447 }
1448
1449 /* VBI Init */
1450
1451 idx = dev->current_pcb_config.hs_config_info[0].interface_info.vanc_index + 1;
1452 if (idx >= dev->max_iad_interface_count) {
336fea92 1453 dev_err(dev->dev,
b7085c08 1454 "VBI PCB interface #%d doesn't exist\n", idx);
4d2a7d35
MCC		 1455 return -ENODEV;
1456 }
1457 uif = udev->actconfig->interface[idx];
1458
1459 dev->vbi_mode.end_point_addr =
1460 uif->altsetting[0].endpoint[isoc_pipe].desc.
1461 bEndpointAddress;
1462
1463 dev->vbi_mode.num_alt = uif->num_altsetting;
336fea92 1464 dev_info(dev->dev,
b7085c08
MCC		 1465 "VBI EndPoint Addr 0x%x, Alternate settings: %i\n",
1466 dev->vbi_mode.end_point_addr,
1467 dev->vbi_mode.num_alt);
4d2a7d35
MCC		 1468
1469 /* compute alternate max packet sizes for vbi */
1470 dev->vbi_mode.alt_max_pkt_size = devm_kmalloc_array(&udev->dev, 32, dev->vbi_mode.num_alt, GFP_KERNEL);
ed0e3729 1471 if (dev->vbi_mode.alt_max_pkt_size == NULL)
4d2a7d35 1472 return -ENOMEM;
4d2a7d35
MCC		 1473
1474 for (i = 0; i < dev->vbi_mode.num_alt; i++) {
1475 u16 tmp =
1476 le16_to_cpu(uif->altsetting[i].endpoint[isoc_pipe].
1477 desc.wMaxPacketSize);
1478 dev->vbi_mode.alt_max_pkt_size[i] =
1479 (tmp & 0x07ff) * (((tmp & 0x1800) >> 11) + 1);
336fea92 1480 dev_dbg(dev->dev,
b7085c08
MCC		 1481 "Alternate setting %i, max size= %i\n", i,
1482 dev->vbi_mode.alt_max_pkt_size[i]);
4d2a7d35
MCC		 1483 }
1484
1485 /* Sliced CC VBI init */
1486
1487 /* compute alternate max packet sizes for sliced CC */
1488 idx = dev->current_pcb_config.hs_config_info[0].interface_info.hanc_index + 1;
1489 if (idx >= dev->max_iad_interface_count) {
336fea92 1490 dev_err(dev->dev,
b7085c08 1491 "Sliced CC PCB interface #%d doesn't exist\n", idx);
4d2a7d35
MCC		 1492 return -ENODEV;
1493 }
1494 uif = udev->actconfig->interface[idx];
1495
1496 dev->sliced_cc_mode.end_point_addr =
1497 uif->altsetting[0].endpoint[isoc_pipe].desc.
1498 bEndpointAddress;
1499
1500 dev->sliced_cc_mode.num_alt = uif->num_altsetting;
336fea92 1501 dev_info(dev->dev,
b7085c08
MCC		 1502 "sliced CC EndPoint Addr 0x%x, Alternate settings: %i\n",
1503 dev->sliced_cc_mode.end_point_addr,
1504 dev->sliced_cc_mode.num_alt);
4d2a7d35 1505 dev->sliced_cc_mode.alt_max_pkt_size = devm_kmalloc_array(&udev->dev, 32, dev->sliced_cc_mode.num_alt, GFP_KERNEL);
ed0e3729 1506 if (dev->sliced_cc_mode.alt_max_pkt_size == NULL)
4d2a7d35 1507 return -ENOMEM;
4d2a7d35
MCC		 1508
1509 for (i = 0; i < dev->sliced_cc_mode.num_alt; i++) {
1510 u16 tmp = le16_to_cpu(uif->altsetting[i].endpoint[isoc_pipe].
1511 desc.wMaxPacketSize);
1512 dev->sliced_cc_mode.alt_max_pkt_size[i] =
1513 (tmp & 0x07ff) * (((tmp & 0x1800) >> 11) + 1);
336fea92 1514 dev_dbg(dev->dev,
b7085c08
MCC		 1515 "Alternate setting %i, max size= %i\n", i,
1516 dev->sliced_cc_mode.alt_max_pkt_size[i]);
4d2a7d35
MCC		 1517 }
1518
1519 return 0;
1520}
1521
e0d3bafd
SD		 1522/*
1523 * cx231xx_usb_probe()
1524 * checks for supported devices
1525 */
1526static int cx231xx_usb_probe(struct usb_interface *interface,
84b5dbf3 1527 const struct usb_device_id *id)
e0d3bafd
SD		 1528{
1529 struct usb_device *udev;
336fea92 1530 struct device *d = &interface->dev;
e0d3bafd
SD		 1531 struct usb_interface *uif;
1532 struct cx231xx *dev = NULL;
1533 int retval = -ENODEV;
d73abcff 1534 int nr = 0, ifnum;
e0d3bafd
SD		 1535 int i, isoc_pipe = 0;
1536 char *speed;
dcb78ac7 1537 u8 idx;
84b5dbf3 1538 struct usb_interface_assoc_descriptor *assoc_desc;
e0d3bafd 1539
e0d3bafd
SD		 1540 ifnum = interface->altsetting[0].desc.bInterfaceNumber;
1541
8bb84227
MCC		 1542 /*
1543 * Interface number 0 - IR interface (handled by mceusb driver)
1544 * Interface number 1 - AV interface (handled by this driver)
1545 */
1546 if (ifnum != 1)
1547 return -ENODEV;
84b5dbf3 1548
8bb84227 1549 /* Check to see next free device and mark as used */
db702a7a
MCC		 1550 do {
1551 nr = find_first_zero_bit(&cx231xx_devused, CX231XX_MAXBOARDS);
1552 if (nr >= CX231XX_MAXBOARDS) {
1553 /* No free device slots */
336fea92 1554 dev_err(d,
b7085c08
MCC		 1555 "Supports only %i devices.\n",
1556 CX231XX_MAXBOARDS);
db702a7a
MCC		 1557 return -ENOMEM;
1558 }
1559 } while (test_and_set_bit(nr, &cx231xx_devused));
64fbf444 1560
5eeb3014
AK		 1561 udev = usb_get_dev(interface_to_usbdev(interface));
1562
8bb84227 1563 /* allocate memory for our device state and initialize it */
184a8278 1564 dev = devm_kzalloc(&udev->dev, sizeof(*dev), GFP_KERNEL);
8bb84227 1565 if (dev == NULL) {
5eeb3014
AK		 1566 retval = -ENOMEM;
1567 goto err_if;
8bb84227 1568 }
64fbf444 1569
8bb84227
MCC		 1570 snprintf(dev->name, 29, "cx231xx #%d", nr);
1571 dev->devno = nr;
1572 dev->model = id->driver_info;
1573 dev->video_mode.alt = -1;
336fea92 1574 dev->dev = d;
8bb84227 1575
1d058bdc
MCC		 1576 cx231xx_set_model(dev);
1577
8bb84227
MCC		 1578 dev->interface_count++;
1579 /* reset gpio dir and value */
1580 dev->gpio_dir = 0;
1581 dev->gpio_val = 0;
1582 dev->xc_fw_load_done = 0;
1583 dev->has_alsa_audio = 1;
1584 dev->power_mode = -1;
1585 atomic_set(&dev->devlist_count, 0);
1586
1587 /* 0 - vbi ; 1 -sliced cc mode */
1588 dev->vbi_or_sliced_cc_mode = 0;
1589
1590 /* get maximum no.of IAD interfaces */
139d2882 1591 dev->max_iad_interface_count = udev->config->desc.bNumInterfaces;
8bb84227
MCC		 1592
1593 /* init CIR module TBD */
1594
8bb84227
MCC		 1595 /*mode_tv: digital=1 or analog=0*/
1596 dev->mode_tv = 0;
1597
1598 dev->USE_ISO = transfer_mode;
1599
1600 switch (udev->speed) {
1601 case USB_SPEED_LOW:
1602 speed = "1.5";
1603 break;
1604 case USB_SPEED_UNKNOWN:
1605 case USB_SPEED_FULL:
1606 speed = "12";
1607 break;
1608 case USB_SPEED_HIGH:
1609 speed = "480";
1610 break;
1611 default:
1612 speed = "unknown";
1613 }
84b5dbf3 1614
336fea92 1615 dev_info(d,
b7085c08
MCC		 1616 "New device %s %s @ %s Mbps (%04x:%04x) with %d interfaces\n",
1617 udev->manufacturer ? udev->manufacturer : "",
1618 udev->product ? udev->product : "",
1619 speed,
1620 le16_to_cpu(udev->descriptor.idVendor),
1621 le16_to_cpu(udev->descriptor.idProduct),
1622 dev->max_iad_interface_count);
8bb84227 1623
8bb84227
MCC		 1624 /* increment interface count */
1625 dev->interface_count++;
1626
1627 /* get device number */
1628 nr = dev->devno;
1629
1630 assoc_desc = udev->actconfig->intf_assoc[0];
1631 if (assoc_desc->bFirstInterface != ifnum) {
336fea92 1632 dev_err(d, "Not found matching IAD interface\n");
256d013a
AK		 1633 retval = -ENODEV;
1634 goto err_if;
10e4ebb6 1635 }
e0d3bafd 1636
336fea92 1637 dev_dbg(d, "registering interface %d\n", ifnum);
e0d3bafd 1638
90960744 1639 /* save our data pointer in this interface device */
a116a05c 1640 usb_set_intfdata(interface, dev);
e0d3bafd 1641
9832e155 1642 /* Initialize the media controller */
9f806795
MCC		 1643 retval = cx231xx_media_device_init(dev, udev);
1644 if (retval) {
1645 dev_err(d, "cx231xx_media_device_init failed\n");
1646 goto err_media_init;
1647 }
1d058bdc 1648
90960744 1649 /* Create v4l2 device */
63ba8c75 1650#ifdef CONFIG_MEDIA_CONTROLLER
1d058bdc 1651 dev->v4l2_dev.mdev = dev->media_dev;
63ba8c75 1652#endif
7231748a 1653 retval = v4l2_device_register(&interface->dev, &dev->v4l2_dev);
90960744 1654 if (retval) {
336fea92 1655 dev_err(d, "v4l2_device_register failed\n");
256d013a 1656 goto err_v4l2;
90960744 1657 }
4d2a7d35 1658
90960744 1659 /* allocate device struct */
15cb6af8 1660 retval = cx231xx_init_dev(dev, udev, nr);
256d013a
AK		 1661 if (retval)
1662 goto err_init;
84b5dbf3 1663
4d2a7d35
MCC		 1664 retval = cx231xx_init_v4l2(dev, udev, interface, isoc_pipe);
1665 if (retval)
dcb78ac7 1666 goto err_init;
84b5dbf3 1667
90960744
MCC		 1668 if (dev->current_pcb_config.ts1_source != 0xff) {
1669 /* compute alternate max packet sizes for TS1 */
dcb78ac7
MCC		 1670 idx = dev->current_pcb_config.hs_config_info[0].interface_info.ts1_index + 1;
1671 if (idx >= dev->max_iad_interface_count) {
336fea92
MCC		 1672 dev_err(d, "TS1 PCB interface #%d doesn't exist\n",
1673 idx);
dcb78ac7 1674 retval = -ENODEV;
184a8278 1675 goto err_video_alt;
dcb78ac7
MCC		 1676 }
1677 uif = udev->actconfig->interface[idx];
84b5dbf3 1678
90960744 1679 dev->ts1_mode.end_point_addr =
69a11a32
HV		 1680 uif->altsetting[0].endpoint[isoc_pipe].
1681 desc.bEndpointAddress;
84b5dbf3 1682
90960744 1683 dev->ts1_mode.num_alt = uif->num_altsetting;
336fea92 1684 dev_info(d,
b7085c08
MCC		 1685 "TS EndPoint Addr 0x%x, Alternate settings: %i\n",
1686 dev->ts1_mode.end_point_addr,
1687 dev->ts1_mode.num_alt);
84b5dbf3 1688
184a8278 1689 dev->ts1_mode.alt_max_pkt_size = devm_kmalloc_array(&udev->dev, 32, dev->ts1_mode.num_alt, GFP_KERNEL);
90960744 1690 if (dev->ts1_mode.alt_max_pkt_size == NULL) {
256d013a 1691 retval = -ENOMEM;
184a8278 1692 goto err_video_alt;
84b5dbf3
MCC		 1693 }
1694
90960744
MCC		 1695 for (i = 0; i < dev->ts1_mode.num_alt; i++) {
1696 u16 tmp = le16_to_cpu(uif->altsetting[i].
84b5dbf3
MCC		 1697 endpoint[isoc_pipe].desc.
1698 wMaxPacketSize);
90960744
MCC		 1699 dev->ts1_mode.alt_max_pkt_size[i] =
1700 (tmp & 0x07ff) * (((tmp & 0x1800) >> 11) + 1);
336fea92
MCC		 1701 dev_dbg(d, "Alternate setting %i, max size= %i\n",
1702 i, dev->ts1_mode.alt_max_pkt_size[i]);
84b5dbf3 1703 }
84b5dbf3 1704 }
e0d3bafd 1705
64fbf444
PB		 1706 if (dev->model == CX231XX_BOARD_CNXT_VIDEO_GRABBER) {
1707 cx231xx_enable_OSC(dev);
1708 cx231xx_reset_out(dev);
1709 cx231xx_set_alt_setting(dev, INDEX_VIDEO, 3);
1710 }
1711
1712 if (dev->model == CX231XX_BOARD_CNXT_RDE_253S)
1713 cx231xx_sleep_s5h1432(dev);
1714
84b5dbf3 1715 /* load other modules required */
90960744 1716 request_modules(dev);
e0d3bafd 1717
9832e155 1718#ifdef CONFIG_MEDIA_CONTROLLER
6168309a
MCC		 1719 /* Init entities at the Media Controller */
1720 cx231xx_v4l2_create_entities(dev);
1721
08f49200
MCC		 1722 retval = v4l2_mc_create_media_graph(dev->media_dev);
1723 if (!retval)
1724 retval = media_device_register(dev->media_dev);
9832e155 1725#endif
9832e155
JMC		 1726 if (retval < 0)
1727 cx231xx_release_resources(dev);
ab232e46 1728 return retval;
9832e155 1729
256d013a
AK		 1730err_video_alt:
1731 /* cx231xx_uninit_dev: */
1732 cx231xx_close_extension(dev);
1733 cx231xx_ir_exit(dev);
1734 cx231xx_release_analog_resources(dev);
1735 cx231xx_417_unregister(dev);
1736 cx231xx_remove_from_devlist(dev);
1737 cx231xx_dev_uninit(dev);
1738err_init:
1739 v4l2_device_unregister(&dev->v4l2_dev);
1740err_v4l2:
9f806795
MCC		 1741 cx231xx_unregister_media_device(dev);
1742err_media_init:
256d013a
AK		 1743 usb_set_intfdata(interface, NULL);
1744err_if:
1745 usb_put_dev(udev);
b5603a94 1746 clear_bit(nr, &cx231xx_devused);
256d013a 1747 return retval;
e0d3bafd
SD		 1748}
1749
1750/*
1751 * cx231xx_usb_disconnect()
1752 * called when the device gets diconencted
1753 * video device will be unregistered on v4l2_close in case it is still open
1754 */
1755static void cx231xx_usb_disconnect(struct usb_interface *interface)
1756{
1757 struct cx231xx *dev;
1758
84b5dbf3 1759 dev = usb_get_intfdata(interface);
e0d3bafd
SD		 1760 usb_set_intfdata(interface, NULL);
1761
1762 if (!dev)
1763 return;
1764
90960744
MCC		 1765 if (!dev->udev)
1766 return;
1767
990862a2 1768 dev->state |= DEV_DISCONNECTED;
707bcf32 1769
707bcf32 1770 flush_request_modules(dev);
b1196126 1771
e0d3bafd
SD		 1772 /* wait until all current v4l2 io is finished then deallocate
1773 resources */
1774 mutex_lock(&dev->lock);
1775
1776 wake_up_interruptible_all(&dev->open);
1777
1778 if (dev->users) {
336fea92 1779 dev_warn(dev->dev,
b7085c08 1780 "device %s is open! Deregistration and memory deallocation are deferred on close.\n",
60acf187 1781 video_device_node_name(&dev->vdev));
e0d3bafd 1782
7528cd27
MCC		 1783 /* Even having users, it is safe to remove the RC i2c driver */
1784 cx231xx_ir_exit(dev);
1785
64fbf444
PB		 1786 if (dev->USE_ISO)
1787 cx231xx_uninit_isoc(dev);
1788 else
1789 cx231xx_uninit_bulk(dev);
e0d3bafd
SD		 1790 wake_up_interruptible(&dev->wait_frame);
1791 wake_up_interruptible(&dev->wait_stream);
1792 } else {
e0d3bafd
SD		 1793 }
1794
84b5dbf3 1795 cx231xx_close_extension(dev);
e0d3bafd
SD		 1796
1797 mutex_unlock(&dev->lock);
1798
7528cd27
MCC		 1799 if (!dev->users)
1800 cx231xx_release_resources(dev);
e0d3bafd
SD		 1801}
1802
1803static struct usb_driver cx231xx_usb_driver = {
1804 .name = "cx231xx",
1805 .probe = cx231xx_usb_probe,
1806 .disconnect = cx231xx_usb_disconnect,
1807 .id_table = cx231xx_id_table,
1808};
1809
ecb3b2b3 1810module_usb_driver(cx231xx_usb_driver);
Ubuntu Artful kernel mirror